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ABSTRACT
Scaling of device dimensions into the nanometer process technology has led to
a considerable reduction in the gate delays. However, interconnect delays have not
scaled in proportion to gate delays, and global-interconnect delays account for a
major portion of the total circuit delay. Also, due to process-technology scaling,
the spacing between adjacent interconnect wires keeps shrinking, which leads to an
increase in the amount of coupling capacitance between interconnect wires. Hence,
coupling noise has become an important issue which must be modeled while per-
forming timing verification for VLSI chips.
As delay noise strongly depends on the skew between aggressor-victim input tran-
sitions, it is not possible to a priori identify the victim-input transition that results
in the worst-case delay noise. This thesis presents an analytical result that would
obviate the need to search for the worst-case victim-input transition and simplify
the aggressor-victim alignment problem significantly. We also propose a heuristic
approach to compute the worst-case aggressor alignment that maximizes the victim
receiver-output arrival time with current-source driver models. We develop algo-
rithms to compute the set of top-k aggressors in the circuit, which could be fixed
to reduce the delay noise of the circuit. Process variations cause variability in the
aggressor-victim alignment which leads to variability in the delay noise. This vari-
ability is modeled by deriving closed-form expressions of the mean, the standard
deviation and the correlations of the delay-noise distribution. We also propose an
xii
approach to estimate the confidence bounds on the path delay-noise distribution.
Finally, we show that the interconnect corners obtained without incorporating the
effects of coupling noise could lead to significant errors, and propose an approach to




The tremendous advancements in semiconductor industry over the last few decades
can largely be credited to the aggressive scaling of process technology. The devices
and their interconnects are rapidly being scaled down in size and are being packed
with increasing densities on Very Large Scale Integration (VLSI) chips. Today, it
is common for VLSI chips to have transistors with feature sizes of 45 nanometers
and the feature sizes expected to shrink further in future process technologies. How-
ever, the continuous scaling of device dimensions has led to several key challenges in
timing verification of VLSI chips. With the aggressive scaling of interconnect wires,
signal-integrity issues such as crosstalk noise have become important and must be ad-
dressed. Hence, it has become imperative to model the effects of crosstalk noise while
performing timing verification of VLSI chips in the nanometer process technology.
1.1 Static Timing Analysis
The performance of VLSI chips is typically characterized by the operating clock
frequency. In every clock cycle, each chip may be subjected to different operating
conditions such as different input vectors, temperature and voltage profiles. Timing
analysis is a methodology used by circuit designers to verify whether a chip can meet
the target operating frequency. The goal is to verify that the signals at the output of
1
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the circuit arrive at the right time (i.e., neither too early, nor too late) and thereby
guarantee proper circuit operation. Therefore, for a given circuit topology, timing
analysis propagates the signals to the outputs of the circuit and verifies whether all
timing constraints are satisfied.
Static timing analysis (STA) is a widely adopted approach to perform timing veri-
fication. Unlike vector-based timing-simulation approaches, STA does not require an
exhaustive simulation of all the critical paths in the circuit. Instead, STA propagates
the signal delays to circuit outputs using the Critical Path Method (CPM) which is
a widely-used technique in project planning and management. The term static refers
to the fact that in STA, timing verification is performed in a manner that is inde-
pendent of the dynamic input vectors. Instead, the worst-case delay of the circuit is
computed, over all possible input vector combinations, by performing a single traver-
sal of the circuit graph. Therefore, STA has a runtime that is linear with respect to
the circuit size and can be used to efficiently perform timing verification of very large
circuits. Additionally, STA results in a pessimistic analysis of the circuit delay, since
it overestimates the delays of the critical paths in the circuit. This conservatism
introduced into the timing verification by STA provides additional guard-banding,
and makes timing verification robust in the face of modeling errors. Therefore, it is
hardly surprising that STA has become the mainstay tool while performing timing
verification of VLSI chips over the last few decades.
An example circuit and its associated timing graph is shown in Figure 1.1 where
the vertices consist of logic gates in the circuit along with primary inputs and outputs
of the circuit. A critical path is defined as the signal path between an input pin and
an output pin of the circuit having the maximum delay. The delay of the critical





















Figure 1.1: Timing graph of an example circuit along with the timing window at sink node of the
circuit.
is the amount of time elapsed before the signal arrives at a certain point in the
circuit as it propagates from the primary inputs of the circuit. The signal arrival
time is obtained by summing up the delays of all the gates and interconnects present
in the signal path. In STA, arrival times are often represented by the pair, the
earliest-arrival time (EAT) and the latest-arrival time (LAT), where EAT refers to
the earliest possible time at which a signal can change, and similarly, LAT refers to
the latest possible time at which the signal can change. A timing windows is defined
as the time interval between EAT and LAT within which the signals are allowed to
change (as shown in Figure 1.1). It follows from the definition of a critical path that









Figure 1.2: Shrinking of wire geometries in the nanometer process technology leads to an increase
in the amount of coupling capacitance.
1.2 Crosstalk Noise
As the feature sizes have been shrinking with process-technology scaling, the spac-
ing between adjacent interconnect wires keeps decreasing in every process technology.
Also, while the lateral width of interconnect wires has been scaled down significantly
their vertical height has not been scaled in proportion (as shown in Figure 1.2). Both
these trends lead to a very rapid increase in the amount of coupling capacitance (es-
sentially like parallel-plate capacitors) between the wires. In [69], it was reported
that coupling capacitance accounts for more than 85% of the total interconnect ca-
pacitance in the 90nm technology node. More aggressive technology scaling will only
lead to an increase in the overall contribution of the coupling capacitances to the
total interconnect capacitance. Therefore, signal-integrity issues such as crosstalk
noise have become important when performing timing verification of VLSI chips.
Due to capacitive coupling, the switching characteristics of a net is affected by
simultaneous switching of nets that are in close physical proximity. The net under
analysis which suffers from coupling noise is referred to as victim, and all neighboring







Figure 1.3: The aggressor transition results in the coupling-noise pulse on the victim due to the
current flowing through the coupling capacitance.
1.3 illustrates coupling noise injected on the victim due to the rising transition of its
aggressor. As the aggressor transition occurs, the voltage at the victim gets pulled
up due to the AC current flowing through the coupling capacitance. The resulting
glitch in the victim voltage due to the aggressor transition is referred to as coupling-
noise pulse. The peak of the coupling-noise pulse usually occurs when the aggressor
transition is completed and there is no more coupling current flowing through the
coupling capacitance. Finally, the coupling-noise pulse gradually dies down once the
aggressor transition is completed and the victim node discharges the accumulated
charge. It has become imperative to model the signal-integrity issues that can arise
due to the charge transfer through the coupling capacitances for VLSI chips in the
nanometer process technology.
Consider another scenario, where both aggressor-victim nets are switching at the
same time. We seek to model the change in the switching characteristics of victim
due to the coupling noise from the aggressor. If the aggressor-victim pair switch











Figure 1.4: Delay noise due to the simultaneous switching of the aggressor-victim nets.
victim transition (e.g., vl in Figure 1.4) and increase the victim arrival time. On
the other hand, if the aggressor-victim pair switch in the same direction, then the
coupling-noise pulse can speedup the victim transition (e.g., ve in Figure 1.4) and
reduce the victim arrival time. This change in the victim arrival time due to coupling
noise is referred to as delay noise. Delay noise contributes to a significant portion
of the circuit delay for high performance VLSI circuits. Furthermore, as technology
advances, we see an increasing chip frequency and decreasing voltage margin. All
of the above trends exacerbate the impact of crosstalk noise on the victim-stage
delay. Therefore, it has become necessary to accurately model the delay noise while
performing timing analysis for VLSI chips in the nanometer process technology.
1.3 Crosstalk-Noise Filtering
In practice, a typical victim net is capacitively coupled to numerous aggressor
nets located spatially adjacent to the victim. Therefore, performing noise analysis
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on the victim by accounting for crosstalk noise from all the aggressors would be very
expensive computationally. Typically, one would like to analyze all the aggressors
that contribute to a significant amount of coupling noise and ignore the rest. We can
efficiently reduce the aggressor search space by exploiting the spatial, temporal and
functional properties of the aggressor-victim network and excluding those aggressors
that do not cause any significant coupling noise on the victim.
1.3.1 Spatial Filtering
We know that crosstalk noise occurs due to charge sharing through the coupling
capacitances between the aggressor-victim nets. Hence, the amount of coupling
noise depends strongly on the magnitude of the coupling capacitance. If two nets
lie adjacent to each other in the layout, then there may be a significant amount
of coupling capacitance between them. Conversely, for nets that are not located
spatially adjacent to each other, the coupling capacitance could be insignificant.
Hence, the coupling noise due to these aggressors would be insignificant and could
be ignored while performing noise analysis on the victim. Therefore, one can use
the capacitance-extraction tools to report only the significant aggressors for a victim
and filter out the rest.
1.3.2 Functional Filtering
Traditionally, noise-analysis tools are conservative and they estimate the worst-
case delay noise for every victim by assuming that all the aggressor transitions are
mutually correlated. In order to compute the maximum slow-down due to coupling
noise, all the aggressors are assumed to transition simultaneously in an opposite
direction with respect to the victim transition. Similarly, in order to compute the
maximum speed-up, all aggressors are assumed to switch simultaneously in the same
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direction as the victim transition.
However, in any given clock cycle, the switching activity of each aggressor in
the circuit is determined by the state of the input vectors and the circuit topology.
Therefore, the assumption that all aggressors must transition in the same direction
is often pessimistic. Logical constraints between the aggressors can be used to prune
the set of aggressors and eliminate those that can never cause coupling noise because
of their logical constraints. In [67], using Lagrangian Relaxation and network flow
based approaches, the authors compute the subset of aggressors that maximizes the
crosstalk induced delay noise on a coupled victim net under given logical constraints.
1.3.3 Temporal Filtering
We know that delay noise on a victim can occur only when the victim and aggres-
sor transitions occur in close temporal proximity of each other. As defined earlier,
the timing window of a net identifies an interval in the clock period within which the
net can transition. Hence, we can use the information from the timing windows of the
aggressor-victim nets to determine whether both can switch at the same time. A sim-
ple heuristic often used to determine whether the aggressor can couple noise on the
victim is to check whether the respective aggressor-victim timing windows overlap in
time (e.g., aggressors a2 and a3 in Figure 1.5). Now, both aggressor-victim nets can
switch in the overlap region of the aggressor-victim timing windows. Consequently,
we can filter out those aggressors whose timing windows do not overlap with the
victim timing window (e.g., aggressor a1 in Figure 1.5), since the aggressor-victim
transitions cannot occur at the same time.
It must be noted that the computation of delay noise and timing windows are
mutually dependent. Delay noise cannot be computed accurately before the timing










Figure 1.5: Temporal filtering of aggressors using the criteria of overlap between the aggressor-
victim timing windows.
without any information about the delay noise. In [61, 12, 77], it was shown that this
chicken-and-egg problem can be solved using an iterative approach. The iterations
start with either the assumption that all aggressor timing windows overlap with
that of the victim, or that there is no overlap between the aggressor-victim timing
windows. In each iteration, the worst-case aggressor-victim alignment is determined
by updating the timing windows with delay noise computed in the previous iteration.
Delay noise is then recomputed and timing windows are updated accordingly until
the two converge. It was shown in [61] that this iterative method is guaranteed to
converge, and its convergence was theoretically established in [77].
1.4 Miller-Coupling Capacitance
A simple way of performing timing analysis in the presence of crosstalk noise is
to replace the coupling capacitance by an equivalent Miller capacitance to account
for the slow down or the speed up of the victim transition. Hence, we are effectively
modeling the delay noise on the victim by simply scaling the coupling capacitance
with the appropriate Miller-coupling factor (MCF). The simple approximation leads
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to a decoupling between the aggressor-victim interconnects (as shown in Figure 1.6)
and allows us to compute the signal arrival times using the existing STA framework.
The exact value of the Miller-coupling factors for the victim (MCFvictim) depends
on the mutual switching directions and the ratio of the slopes of the aggressor-victim
waveforms




If the aggressor-victim nets switch in mutually opposite directions (as shown in
Figure 1.6), then MCFvictim is obtained by adding 1 to the relative ratio of the slopes
(∆a
∆v
). Conversely, if the aggressor-victim nets switch in the same direction, then
MCFvictim is obtained by subtracting
∆a
∆v
from one. Suppose the aggressor-victim
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Figure 1.6: Decoupling of the aggressor-victim nets by using Miller-coupling capacitance.
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Equation 1.1, we can obtain the commonly used MCFvictim value of two. In such
cases, the Miller capacitance used to decouple the aggressor-victim interconnects is
twice the size of the original coupling capacitance. Similarly, if the aggressor-victim
nets switch in the same direction with equal slopes, then we obtain an MCFvictim
value of zero. However, the above estimates are not always conservative, and in
[46] the authors show that the MCFvictim could lie within the range [-1, 3]. Timing
verification can be performed by using the existing STA framework [61, 22, 73] by
using the MCFvictim to appropriately scale the coupling capacitance for each victim.
1.5 Crosstalk-Noise Analysis
Delay noise on the victim depends on numerous factors such as the aggressor-
victim alignment, slew rates, and drive strengths of the aggressor-victim pair. Often,
noise analysis with Miller-coupling capacitances does not provide adequate accuracy.
Hence, although the use of Miller-coupling capacitance is computationally very ef-
ficient, they provide only a first-order approximation of the coupling noise and are
not very accurate. Therefore, alternative approaches have been proposed to estimate
the delay noise on the victim more accurately. We will first briefly review the frame-
work for performing noise analysis with linear-driver models, and then look at the
issues that must be addressed while modeling the nonlinearity of the aggressor-victim
drivers.
1.5.1 Noise Analysis with Linear Drivers
Logic gates have delays that are inherently nonlinear functions of circuit param-
eters such as the output capacitance and the transition time of the input signals.
Hence, we must essentially solve a nonlinear problem to accurately compute the de-
lay noise on the victim. However, nonlinear simulations of aggressor-victim drivers
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and interconnects can be computationally very expensive. Hence, linear-driver mod-
els of the gates are typically constructed and used for performing efficient timing and
noise analysis, since they allow the use of the principle of linear superposition. A
logic gates is modeled by its Thevenin model which is composed of a ramp-voltage
source and a series output resistance. Using the linear-superposition assumption, the
noisy-victim waveform can be approximated by the linear sum of the coupling-noise
pulse and the noiseless-victim waveform.
The coupling-noise pulse is first computed by replacing the aggressor driver with
its Thevenin model and the victim driver with its Thevenin resistance (as shown
in Figure 1.7(a)). Next, the noiseless-victim waveform is obtained by modeling the
victim driver with its Thevenin model and the aggressor with its Thevenin resistance
(as shown in Figure 1.7(b)). Finally, the voltage waveforms obtained from these two
simulations are combined together, using the linear-superposition assumption, to
obtain the noisy-victim waveform (as shown in 1.7(c)). It is trivial to extend the
noise analysis for the case when the victim is coupled to several aggressors by using
the linear-superposition assumption and combining the coupling-noise pulses injected
from all the aggressors.
In noise analysis, an important issue that must be determined is the relative
alignment of the coupling-noise pulse with respect to the noiseless-victim transition.
In worst-case noise analysis, we must search for an aggressor transition (referred to
as the worst-case aggressor alignment) which results in the coupling-noise pulse that
maximizes the delay noise when superimposed with the noiseless-victim transition.
As mentioned earlier, a timing window identifies an interval in the clock period within
which a net can transition. The early-arrival time (EAT) and the late-arrival time















Figure 1.7: The actual victim waveform is obtained by linear superposition of the noiseless waveform
and the coupling-noise pulse.
the primary inputs of the circuit. Hence, any feasible aggressor transition, including
the worst-case aggressor transition, must lie within the boundaries of the timing
window of the corresponding aggressor net.
The problem of computing the worst-case aggressor alignment is simplified under
the linear-superposition assumption. Using coupling-noise pulses and the information
about aggressor timing windows, one can compute a noise envelope that bounds the
noise coupled from an aggressor to the victim net. As shown in Figure 1.8, the noise
envelope for a particular aggressor is obtained by sweeping the aggressor transition
within its timing window and tracking the peak of the coupling-noise pulse injected on
the victim net. The trapezoidal -shaped noise envelope can be computed efficiently by


















Figure 1.8: Aggressor timing window and resulting noise envelope.
at its EAT and its LAT and subsequently connecting their noise peaks (as shown in
Figure 1.8).
The worst-case delay noise due to an aggressor is obtained by superimposing the
corresponding noise envelope with the noiseless-victim waveform and observing the
change in the victim delay. If multiple aggressors are coupled to the victim, then we
construct noise envelopes for each aggressor separately, and combine them together
to create a cumulative-noise envelope (as shown in Figure 1.9). The worst-case
delay noise due to all aggressors is obtained by superimposing the cumulative-noise
envelope with the noiseless-victim waveform.
1.5.2 Noise Analysis with Nonlinear Drivers
Industrial noise-analysis tools [49] use linear-driver models for performing very fast
and efficient noise analysis. However, the victim driver-output resistance exhibits a
nonlinear behavior during the time period when the victim driver-output transition
occurs. Hence, assuming a fixed output resistance for the victim driver can lead to













Figure 1.9: Worst-case delay noise on a victim, coupled with two aggressors, using the cumulative-
noise envelope.
in Figure 1.10, the coupling-noise pulses obtained by sweeping the alignment of the
aggressor relative to the victim transition. The coupling-noise pulse was generated
for every aggressor alignment by subtracting the noisy-victim waveform from the
noiseless-victim waveform. Figure 1.10 illustrates that coupling-noise pulse changes
in size as the aggressor alignment is varied. In fact, the coupling-noise pulse is
largest when both aggressor-victim nets are switching at the same time. Therefore,
the principle of superposition is not applicable for nonlinear drivers as the peak
of the coupling-noise pulse is not constant and instead changes with the aggressor
alignment.
In order to model the nonlinear behavior of the coupling-noise pulse with respect
to the aggressor alignment, we must model the nonlinear shape of the noise envelope
as shown in Figure 1.10. This requires multiple coupling-noise simulations with
different aggressor alignments, and can be very expensive computationally. In [15],
it was shown that the worst-case aggressor alignment is a nonlinear function of the
victim slew, the coupling-noise pulse, and the victim receiver-output load. The



























Figure 1.10: Nonlinear dependence of coupling-noise pulse on the aggressor alignment.
case aggressor alignment. In [47], the worst-case aggressor alignment was computed
using the techniques of constrained optimization with the objective of maximizing
the victim delay noise.
1.5.3 Impact of Coupling Noise on Design Performance
The amount of coupling noise in a design depends on the amount of wiring conges-
tion that is present in the design. Hence, for circuits with a lot of wiring congestion,
coupling noise can cause a significant degradation in the circuit performance. There-
fore, worst-case noise analysis must always be performed while doing the timing
verification of VLSI chips at every stage of the design cycle. Noise analysis, when
performed early in the design cycle such as after initial place-and-route, allows us to
catch potential congestion problems that can occur later, and helps to speed up the
design turnaround time. More accurate noise analysis can also be performed during
signoff, for example, after buffer insertion and noise-aware global routing when we
have accurate post-layout interconnect coupling capacitances data. Hence, circuit
















































Figure 1.11: Percentage increase in the circuit delays due to coupling noise.
potential violations and ensure the reliable operation of VLSI chips throughout its
lifetime.
In this subsection, we demonstrate the impact of coupling noise on the perfor-
mance of VLSI chips. The experiments were performed on the following circuits,
Viterbi Decoder 1 (VD1), Viterbi Decoder 2 (VD2), Ethernet MAC Core (ETHER),
and VGA Controller Core (VGA), with the circuit sizes varying between 15,000 to
90,000 gates. Up to seven metal layers were used to perform the place-and-route
of the circuits with a target floorplan utilization of 60%. The Cadence Encounter
tool was used to perform the place-and-route of the circuits in the 65nm process
technology. The same tool was used to extract the post-layout parasitic coupling
capacitances of the interconnects. A prototype delay-noise analysis tool was imple-
mented in C++, which uses the extracted coupling capacitances data and performs
delay-noise analysis on the circuits. For these circuits, we see in Figure 1.11 that the
coupling noise contributes between 11.5%-17.4% to the circuit delays.
Since, coupling capacitances depend on the amount of wiring congestion that is
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Figure 1.12: Percentage increase in circuit delays of noise-optimized industrial circuits due to cou-
pling noise.
in the amount of the parasitic coupling capacitances, and consequently results in a
reduction in the amount of coupling noise in the design. The commonly-used tech-
niques for coupling-noise mitigation include sizing up the victim driver, increasing
the aggressor-victim interconnect spacing, shielding the victim interconnects, routing
of the aggressor-victim interconnects in different metal layers, and inserting buffers
to reduce the temporal overlap between the aggressor-victim nets, etc.
Industrial designs are often optimized such that they are clean from any major
noise violations before they are ready for tape-out. For such carefully designed
circuits, coupling noise may have a reduced impact on the delays of critical paths.
Figure 1.12 shows the impact of delay noise on the performance of real industrial
circuits having millions of instances in the 65nm process technology. The designs
were cleaned of any major coupling-noise violations by using the noise-mitigation
techniques detailed above. Noise analysis was performed with an industrial noise-
analysis tool (Primetime-SI) using the detailed interconnect capacitances which were
extracted post layout. For these noise-optimized industrial circuits, we see in Figure
19
s)






































Figure 1.13: Trends of the interconnect spacing and RC interconnect delay of global interconnects
in future technology nodes.
1.12 that coupling noise contributes between 3.39%-7.64% to the signal path delays.
Today, we see increasing chip frequencies and decreasing voltage margins. Also,
with process-technology scaling, the device dimensions and the wire spacings are
reducing rapidly. In Figure 1.13, we plot the future trends of the half-pitch spacing
between interconnect wires. The spacing between interconnect wires is expected to
reduce significantly in future technology nodes, which will lead to an increase in the
amount of coupling capacitances of interconnect wires. We also plot the future trends
of the RC interconnect delay for a 1mm long global interconnect wire. The trends
indicate a significant increase in the global interconnect delay at future process-
technology nodes, and the global interconnect delay will contribute significantly to
the total circuit delay. Hence, coupling-noise issues will be significant in future
process-technology nodes, especially for global interconnects and clock networks,
where it is common practice to use long interconnect wires. For such wires, coupling
noise can contribute to a significant part of the interconnect delay. Consequently,
in future process technologies, we expect to see a further increase in the amount of
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coupling noise and its impact on the circuit delay. Therefore, it will be necessary to
accurately model the delay noise while performing timing analysis for VLSI chips in
the nanometer process technology.
1.6 Thesis Overview and Key Contributions
In this research, we focus on analysis and modeling of crosstalk noise for VLSI
chips in the nanometer process technology. We propose solutions [31, 34, 32, 33,
35, 30] that aim at solving key problems associated with the accurate analysis and
modeling of crosstalk-noise effects. The outline of the thesis is as follows:
• Victim alignment in crosstalk-aware timing analysis: As delay noise
strongly depends on the relative alignment between the aggressor-victim tran-
sitions, it is not possible to a priori identify the victim transition that results in
the worst-case delay noise. In Chapter 2, we present an analytical result that
would obviate the need to search for an optimal victim transition in its timing
window. Using the properties of standard nonlinear CMOS drivers, we show
that the latest output arrival time of a victim net occurs only when its input
transition occurs at the latest point in its timing window. The above result leads
to a significant speed-up in the noise analysis without compromising accuracy.
• Worst-case aggressor-victim alignment with current-source driver mod-
els: In Chapter 3, we propose a heuristic approach to compute the worst-case
aggressor alignment that maximizes the victim receiver-output arrival time with
current-source driver models. A cumulative gate overdrive voltage (CGOV)
metric is defined to model the total victim receiver-output current. The aggres-
sor alignment that results in the minimum CGOV corresponds to the slowest
victim receiver-output transition. Simulations performed on industrial nets to
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validate the proposed methodology show an average error of 1.7% in delay noise
compared to the worst-case alignment obtained by an exhaustive sweeping.
• Top-k Aggressors in Noise Analysis: With limited resources for fixing noise
violations, circuit designers would like to minimize the total number of aggres-
sors that need to be fixed. In Chapter 4, we present a novel technique for
computing the set of top-k critical aggressors. It is shown that the computation
of the set of the top-k aggressors is nontrivial, since we must consider all per-
mutations of the aggressors coupled to a critical path. The proposed algorithm
uses two novel concepts to provide a tractable solution: Firstly, we model the
propagated delay noise with a pseudo-input noise envelope, which results in an
efficient problem partition. Secondly, we prune the enumeration space by using
the property of dominance among noise envelopes and imposing a partial order-
ing between aggressor sets. Finally, the effectiveness of our proposed algorithm
is demonstrated on benchmark circuits.
• Modeling crosstalk in statistical static timing analysis: Process vari-
ations lead to variability in the aggressor-victim alignment which results in
variability of the delay noise. In Chapter 5, we model the variability of delay
noise by deriving closed-form expressions of the mean, the standard deviation
and the correlations of the delay-noise distribution. The computed canonical
delay-noise distribution can easily be integrated with existing statistical static
timing analysis (SSTA) tools.
• Pessimism reduction with path-based statistical noise analysis: Worst-
case noise analysis can be very pessimistic, and circuit designers would prefer
less pessimistic noise-analysis techniques. In Chapter 6, we propose a statis-
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tical framework for estimating the confidence bounds on the path delay-noise
distribution. Experimental results on industrial circuits show that statistical
noise analysis leads to an average reduction of 9.97% in the path delay noise
compared to worst-case noise analysis.
• Interconnect corners considering crosstalk noise: Process variations have
resulted in a significant variability in the interconnect delay. In Chapter 7, we
show that the interconnect corners obtained assuming no coupling noise could
be significantly different from the true interconnect corners. Therefore, it could
lead to optimistic analysis, particularly for fast-path analysis performed to check
hold-time violations. We propose an approach to compute the true intercon-
nect corners considering coupling noise due to the simultaneous switching of
aggressors.
• Conclusions and future work: In Chapter 8, we conclude the thesis, and
discuss possible extensions to the solutions that were proposed in this thesis.
CHAPTER II
Victim Alignment in Crosstalk-Aware Timing Analysis
Delay noise is very sensitive to the relative alignment between the aggressor and
victim transitions. Therefore, it is not trivial to find the worst-case alignment be-
tween the aggressor and the victim transitions, such that the output arrival time of
the victim is maximized [40, 20]. For a better understanding of the problem, consider
two transitions at the input of the victim, one switching earlier than the other (as
shown in Figure 2.1). If the early victim-output transition couples more strongly
with an aggressor or aligns with additional aggressors, then its coupling-noise pulse
could be larger compared to that of the later victim-output transition. However,
it is not clear whether a greater coupling-noise pulse in the earlier transition can
result in a later victim-output arrival time. Hence, it is difficult to a priori determine
which victim-input arrival time will produce the latest victim-output arrival time.
To determine the worst-case alignment of the victim transition, we must compute
the maximum delay noise for all possible victim transitions, and then pick the one
that results in the latest output arrival time.
Initial approaches for performing noise analysis [61, 22, 46, 73] used Miller-coupling
factors (e.g., 0-2) to appropriately scale the coupling capacitances. However, delay
noise depends on numerous factors such as the aggressor-victim alignment, slew rates,
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Figure 2.1: Victim alignment for worst-case delay, and the possible crossover of the noisy victim-
output transitions.
and drive strengths of the aggressor-victim pair. Therefore, noise analysis performed
by simply scaling the coupling capacitances does not provide adequate accuracy.
In [62, 63], a relative window based approach is proposed where the delay noise is
obtained as a function of the relative window for every aggressor-victim pair. The
dependence of delay noise on the alignment can be computed by using SPICE based
simulations [64] or derived analytically using curve-fitting techniques [7].
A brute-force solution to the aggressor-victim alignment problem can be obtained
by sweeping the victim arrival time exhaustively within its timing window, finding
the worst-case aggressor alignment for each victim transition and selecting the one
that results in the latest victim-output arrival time. Since an exhaustive sweep of
the victim-alignment is not practical for large circuits, several heuristic methods
have been proposed [24, 40, 75, 13] to solve the victim-alignment problem. The
authors formulate the alignment problem as a weighted-channel-density problem in
[24], and empirical models are used to predict the alignment in [40]. An effective
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skew-window model was proposed in [75] which leads to a pessimistic estimation of
delay noise. In [13], the concept of effective delay noise was introduced to eliminate
the pessimism by capturing the maximum change in the victim timing window due
to coupling noise. Recently, in [47], the authors solve the alignment problem as a
constrained-optimization problem by using nonlinear simulations for evaluating the
nonlinear objective function.
All the approaches outlined above are either heuristics or perform computationally-
expensive enumerations in the victim timing window to solve the victim-alignment
problem. In contrast to these approaches, we present an analytical result that would
obviate the need to enumerate the victim transition within in its timing window.
Using the properties of standard nonlinear CMOS drivers, we show that the latest
output arrival time of a victim net occurs only when its input transition is aligned at
the latest point in its timing window. Since we only need to compute the worst-case
alignment of the aggressors, the alignment problem is significantly simplified. This
result has been empirically observed in the industry and is already used in industrial
noise-analysis tools as an efficient heuristic to avoid enumerating the victim timing
window. However, to the best of our knowledge, this is the first work which analyt-
ically shows that the above result holds for both linear and nonlinear driver models.
Although, the proof is fairly straightforward for linear-driver models, it is nontrivial
for nonlinear drivers.
Delay noise is a function of the aggressor-victim alignment, and delay noise can
decrease when the victim-input arrival time is increased as shown in Region B of
Figure 2.2. However, we analytically show that this decrease in delay noise is always
less than the shift in the victim-input arrival time. In other words, the magnitude





























   
Figure 2.2: Stage delay and output arrival time of a victim as a function of the skew between
aggressor-victim input transitions.
ear drivers). We also show that the victim-input transition must be aligned at its
latest possible arrival time to maximize the victim-output arrival time. This result
also reduces the complexity of the aggressor-victim alignment problem significantly,
since we no longer need to search for an optimal victim transition within its tim-
ing window. Furthermore, the total number of aggressors which couple noise to the
latest-occurring victim transition is always less than the number of aggressors that
are coupled to a victim transition that can occur at any point in its timing window.
Using the above approach, we obtain a significant speed-up over existing approaches
without compromising accuracy.
2.1 Problem Description
The focus of this chapter is to find an optimal alignment of the victim transition
for noise analysis. In this work, we analyze the case when the victim and the aggressor
are switching in mutually opposite directions. In particular, we want to solve for a
victim-input arrival time such that the delay noise results in the latest victim-output
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arrival time. A similar analysis can be performed to find the earliest victim-output
arrival time when the aggressor-victim nets are switching in the same direction.
Figure 2.2 illustrates the plot of the victim-stage delay as a function of the dif-
ference between the aggressor-victim input arrival times (referred to as the input
skew). For large values of both positive and negative input-skew, there is no temporal
overlap between the aggressor-victim transitions. Therefore, the victim-stage delay
remains unchanged and is given by the nominal delay. However, for smaller values
of input skew, which occurs when the aggressor-victim nets switch in close temporal
proximity, the aggressor transition couples noise on the victim transition and affects
its stage delay. As a thought experiment, suppose we have a fixed aggressor-input
transition, and we can vary the arrival time of the victim-input transition. In Region
A of the plot, the victim-stage delay increases with an increase in its input arrival
time because the temporal overlap between the aggressor-victim transitions increase
as the victim transition is further delayed in time. Once the victim and the aggressor
transitions are optimally aligned and the victim-stage delay peaks, any further in-
crease in the victim-input arrival time leads to misalignment. Consequently, it leads
to a decrease in the stage delay (in Region B) due to a reduction in the amount of
delay noise.
Suppose that the magnitude of the slope in Region B is always less than one.
In other words, the decrease in the stage delay in Region B is always less than the
increase in its input arrival time. Since the output arrival time is the sum of the
input arrival time and the stage delay, the victim-output arrival time will always be a
monotonic increasing function of the victim-input arrival time. Therefore, the latest
victim-output arrival time will occur only when the victim-input transition occurs
at the latest possible time, i.e., the latest point in its timing window. However, it is
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nontrivial to show that the magnitude of the slope in Region B is always less than
one especially for nonlinear drivers, since the analysis is complicated by the cyclic
nonlinear dependence between the aggressor and the victim responses [47].
For example, consider the aggressors a1−3 coupled to a victim net and their respec-
tive timing windows (as shown in Figure 2.1). Let vei (t) and v
l
i(t) be the early-late
victim-input transitions, respectively, where vei (t) switches earlier in time than v
l
i(t)
and are separated in time by an amount 4. From causality arguments, the noise-
less victim-output transitions (dashed waveforms) must also be separated by 4. It
can be seen that the noisy victim-output transition veo(t), corresponding to the early
victim-input transition, overlaps with the timing windows of all three aggressors a1−3.
However, when the victim-input transition is delayed, the resulting output transition
vlo(t) can only overlap with the timing window of aggressor a3. Consequently, the
delay noise observed for veo(t) is greater than that of v
l
o(t). In such a case, if the
difference between the delay noise of veo(t) and v
l
o(t) is greater than 4, then the
victim-output waveforms will cross each other (as shown in Figure 2.1). Therefore,
for cases when there are multiple aggressors coupled to the victim, it is not necessary
for the output arrival time of vlo(t) to be always be greater than that of v
e
o(t).
To find the latest victim-output arrival time, we must allow any feasible victim-
input transition occurring within its timing window. Furthermore, for each victim
transition, we need to find the alignment of the aggressors such that delay noise is
maximized. However, sweeping the victim transition and computing the alignment of
aggressors at each point is not feasible, in particular for nonlinear-driver models which
require time-consuming nonlinear simulations. As a result, several heuristic solutions
[13, 75] have been proposed to avoid an exhaustive enumeration of the victim timing
window. In [13], the authors proposed to enumerate the victim alignment at the end
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points of victim and the aggressor timing windows. For example, in Figure 2.1, we
would require the alignment of the victim transition at four different arrival times
t1, t2, t3 and tv. For each victim alignment, we find the worst-case alignment of all
the aggressors and compute the worst-case delay noise. Finally, the aggressor-victim
alignment which results in the maximum victim-output arrival time is chosen. The
complexity of the above approach is O(n2), where n refers to number of aggressors
coupled to the victim. Since the worst-case alignment of the aggressors has to be
recomputed for every victim transition, the above approach can be computationally
expensive. Also, such heuristic techniques cannot guarantee the optimality of the
results, since we have not considered all feasible victim-input transitions in the timing
window (only four in the above example).
In this chapter, we show that the magnitude of slope of the curve in Region B
(of Figure 2.2) can never be greater than one. It means that if the victim-input
transition is delayed and the delay noise decreases due to misalignment, then this
decrease is not sufficient to compensate for the fact that this victim-output transition
starts later. Hence, we obtain the useful result that the worst-case victim alignment
can occur only when the victim-input transition is aligned at its latest arrival time.
Consequently, even with nonlinear aggressor-victim drivers, any search of victim
alignment within its timing window is not necessary, and we can safely align the
victim-input transition at the latest point in its timing window. Since, we need to
compute the worst-case aggressor alignment for only a single victim transition, we
obtain a significant speed-up in noise analysis.
While this result has been empirically observed in industrial tools, to the best of
our knowledge, this is the first work which proves that the above result holds for
both linear and nonlinear driver models. The proof is based on simple properties of
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standard nonlinear CMOS drivers as discussed in Section 2.3.1. For simplicity in our
analysis, we assume monotonic-input transitions and this assumption is discussed in
more detail in Section 2.3.4.
The rest of the chapter is organized as follows: Section 2.2 proves the latest victim-
alignment result assuming linear-driver models. Section 2.3 forms the core of this
chapter, where we prove this result for the more general case of nonlinear CMOS
drivers. It will be shown that the latest victim-input alignment that maximizes
the victim-output arrival time also implicitly maximizes the victim receiver -output
arrival time. In Section 2.4, we extend the proof for the case when the victim is
coupled to multiple aggressors. In Section 2.5, we show experimental results that
confirm the accuracy and efficacy of the proposed approach, and we summarize the
chapter in Section 2.6.
2.2 Victim Alignment for Linear-Driver Models
It is well-known that nonlinear-driver models [47, 70, 24] provide better accuracy
in timing analysis than linear-driver models. Nevertheless, linear-driver models are
still being used in existing industrial tools [49] for fast analysis in the early stages
of design. For linear-driver models, superposition principle can be used to break
the cyclic dependency between the aggressor-victim responses and simplify the task
of finding the worst-case aggressor-victim alignment. In this section we prove that
for linear drivers, the latest victim-output arrival time occurs only when the victim-
input transition is aligned at the latest arrival time. We will later review the victim
alignment for nonlinear-driver models in Section 2.3.
Theorem 2.1. Given linear aggressor-victim driver models and monotonic victim-
input transitions, the victim-output transition obtained by aligning the victim-input
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transition at the latest victim-input arrival time bounds all possible victim-output
transitions.
Proof. Consider the aggressor-victim configuration as shown in Figure 2.3 with lin-
ear aggressor-victim drivers. Let vli(t) be the late victim-input transition that is
aligned at the latest arrival time in its timing window and vei (t) be any earlier in-
put transition occurring within its timing window. The corresponding victim-output
transitions are denoted by vlo(t) and v
e
o(t), respectively. Without loss of generality,
we assume inverting aggressor-victim drivers and a falling (rising) victim (aggressor)
input transition. Our goal is to show that the latest rising victim-output transition
vlo(t) bounds any earlier victim-output transition,
(2.1) veo(t) ≥ vlo(t) ∀t.
We need to show that Equation 2.1 holds for all feasible aggressor transitions.
Therefore, we do not impose any restrictions on the aggressor-input transition and
allow it to occur anywhere within its timing window. Applying the principle of su-
perposition, which holds for linear-driver models, the noisy victim-output transition
vlo(t) can be written as
(2.2) vlo(t) = v̄
l
o(t) + vn(t),
where v̄lo(t) is the noiseless victim-output transition obtained with a quiet aggressor
and vn(t) is the coupling-noise pulse on the victim. Since the aggressor-input tran-
sition is the same for both early-late victim transitions and the victim driver-output
resistance is constant, the coupling-noise pulse on the victim vn(t) is the same in
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Figure 2.3: Capacitively coupled aggressor-victim nets.
both early and late cases. Therefore, the early victim-output transition veo(t) is given
by
(2.3) veo(t) = v̄
e
o(t) + vn(t).
From causality arguments, if the separation in time between the victim-input
transitions vei (t) and v
l
i(t) is 4, then the noiseless output waveforms v̄eo(t) and v̄lo(t)




⇒ v̄lo(t) = v̄eo(t−4).(2.4)
Since the inputs are falling monotonically, the noiseless output transitions must
therefore be rising monotonically. As a result, the late noiseless output transition
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always bounds the early noiseless output transition
(2.5) v̄eo(t) ≥ v̄lo(t) ∀t.
Assuming linear-driver models, the noise vn(t) remains the same for both early-late
victim transitions. Therefore, inserting Equations 2.2-2.3 into the above equation, it
follows that the noisy victim-output transition vlo(t) bounds v
e
o(t), i.e.,
(2.6) veo(t) ≥ vlo(t) ∀t.
Since the late victim-output transition vlo(t) is always less than the early victim-
output transition veo(t), it will always cross the 50% (or any other) supply voltage
point later than veo(t). Therefore, the latest victim-output arrival time always occurs
when the victim-input transition is aligned at the latest-possible input arrival time.
2.3 Victim Alignment for Nonlinear-Driver Models
In order to model the nonlinearity of CMOS drivers in noise analysis, nonlinear-
driver models such as current-source models [47, 70, 24] provide better accuracy
than linear-driver models. In this section, we show that the victim-alignment result
derived in the previous section also holds for nonlinear drivers. We begin this section
by describing the characteristics of the output current sourced by CMOS drivers.
2.3.1 Properties of Nonlinear Drivers
In order to derive the latest victim-alignment result, we consider a nonlinear
inverting CMOS driver where id(t) = f (vi(t), vo(t)) is the steady-state current flowing
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out of the driver, vi(t) and vo(t) are the input and output voltages of the driver,
respectively. For a rising-output transition (see Figure 2.3), id(t) is obtained as
the difference between the drive-currents sourced by the pull-up and the pull-down
network [56],





From transistor characteristics, we know that given a constant drain-source volt-
age Vds, the steady-state drain current Ids is a monotonic increasing function of its
gate-source voltage Vgs. We also know that the Vgs of the pull-up and the pull-down
network of a driver depends only on the input voltage vi(t) of the gate,
V pull−downgs ∝ vi(t),
V pull−upgs ∝ Vdd − vi(t).(2.8)
Therefore, a decrease in the input voltage of the gate will affect the Vgs of the
pull-up and pull-down network. From basic transistor current-voltage characteristics
it follows that, for a constant output voltage, a decrease in the gate input voltage
results in an increase (decrease) in the pull-up (pull-down) current. Therefore, given
a constant output-voltage, the steady-state output drive current id(t) given by the
difference between the pull-up and the pull-down current (see Equation 2.7) also
increases. In a DC analysis, the above result also holds for more complex gates or
gates with skewed transistor stacks.
A similar analysis leads to the observation that, given a constant gate input
voltage, a decrease in output voltage leads to an increase (decrease) in the pull-up
(down) current, resulting in an increase (decrease) in the output current. Since the
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above property relies only on the monotone behavior of the DC current Ids with Vds
for MOSFET transistors, it also holds for complex gates with transistor stacks and
internal nodes. We sum up the above observations in the following property which
relates the driver-output current to driver input-output voltages:
Property 2.2. Given a specific input and output voltage, the magnitude of the current
flowing out of an inverting CMOS driver increases with a decrease in its input or
output voltage.
Strictly speaking, the above properties may not hold true during the entire tran-
sition due to the effect of Miller capacitance between the driver input-output nodes,
especially when the driver input switches very rapidly. However, one can also note
that the amount of Miller current strongly depends on the ratio of the Miller capaci-
tance to the output-load capacitance. Also, delay noise is significant for those victim
nets that are coupled to several aggressors and have substantial output loading. For
such victim nets, the Miller current is typically negligible compared to driver current
and Property 2.2 implicitly holds. Furthermore, the Miller current is significant only
for very fast input transitions and affects the initial part of the output transition,
which is of lesser interest in noise analysis. We will use the above property of the
driver-output current to prove the latest victim-input alignment result.
2.3.2 Worst-Case Victim Alignment
In this subsection, we prove by contradiction that when the victim net is coupled
to a single aggressor, the latest victim-output transition bounds all possible victim-
output transitions. In Section 2.4, we will extend the proof to the more general case
of multiple aggressors.
Theorem 2.3. Given nonlinear victim-aggressor drivers and monotonic victim-input
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transitions, the victim-output transition obtained by aligning the victim-input transi-
tion at its latest input arrival time bounds any other feasible victim-output transition.
Proof. Consider the aggressor-victim configuration shown in Figure 2.3, where Ca
denotes the output capacitance of the aggressor driver, Cc denotes the coupling
capacitance, and the victim driver has a reduced RC pi-model interconnect load.
The victim-input transition vli(t) is aligned at the latest time point in its timing
window and vei (t) is an arbitrary earlier victim-input transition. The corresponding
victim-output transitions are denoted by veo(t) and v
l
o(t), respectively. Our goal is to
show that the latest victim-output transition vlo(t) bounds any early victim-output
transition veo(t) as expressed in Equation 2.1. Without loss of generality, we assume a
rising victim and a falling aggressor output transition. Since it is necessary to show
that Equation 2.1 holds for all feasible aggressor transitions, we arbitrarily select
an aggressor-input transition that can occur anywhere within its timing window.
Note that, due to coupling noise, the aggressor output transitions aeo(t) and a
l
o(t),
corresponding to the early-late victim transitions, may be different even though the
input transition is the same
(




. We first present an outline of the
proof:
1. Victim-Response Analysis: Suppose that a later victim-output transition
crosses an early victim-output transition. Then, at the crossover point, we obtain
a necessary relationship between the corresponding noise currents by analyzing the
rate of change of the victim-output response.
2. Aggressor-Response Analysis: Next, using this relationship between noise
currents and the fact that aggressor-input transition is same in both cases, we com-
pare the relative magnitudes of the aggressor-driver currents, and derive a necessary
relationship between the aggressor-output responses.
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3. Charge Conservation: We then analyze the charge accumulated across
the coupling capacitance in both early-late victim transitions, and show that the
necessary relationship between aggressor-output responses cannot be satisfied.
We prove by contradiction that the later victim-output transition must always
bound any earlier victim-output transition, i.e., veo(t) ≥ vlo(t) ∀t.
Victim-Response Analysis
We begin the proof by analyzing the response at the output of the victim driver.
Suppose, the converse is true and there exists a time when both victim-output wave-
forms cross each other for the first time at time τv (as shown in Figure 2.4),
(2.9) veo(t) = v
l
o(t) |t=τv .
From definition, the late victim-output transition vlo(t) starts rising after the early
transition veo(t). Therefore, if v
l
o(t) manages to cross v
e
o(t) at time τv, then it means
that vlo(t) must be rising at a faster rate that v
e








We know that the charging current flowing into the victim load Cv is given by
ic,v(t) = Cv × ∂vo(t)∂t . Using Equation 2.10, we obtain the following relationship,
(2.11) ilc,v(t) > i
e
c,v(t) |t=τv ,
where iec,v(t) and i
l
c,v(t) are the currents flowing into the victim load Cv corresponding
to the early-late victim transitions veo(t) and v
l
o(t), respectively (see Figure 2.3). At
the crossover time τv, the output voltages of the victim driver must be equal. From
the assumption of monotonic falling victim-input transitions, we obtain the inequality
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Figure 2.4: Late victim-output transition crossing an early victim-output transition.
output current in the case of an early victim transition as compared to the late victim
transition,
(2.12) ied,v(t) > i
l
d,v(t) |t=τv .
It can be proved that the following relationship holds (see Appendix A) between
the currents flowing into the victim load CL
(2.13) ilr,v(t) > i
e
r,v(t) |t=τv .
We can combine the inequalities in Equations 2.11, 2.12 and 2.13 to obtain the
following inequality
(2.14) ied,v(t)− iec,v(t)− ier,v(t) > ild,v(t)− ilc,v(t)− ilc,v(t) |t=τv .
39
Applying Kirchhoff’s Current Law (K.C.L.) at the victim-output node, and rewrit-
ing Equation 2.14 in terms of the corresponding noise currents flowing through the
coupling capacitance Cc, we obtain




Using the information about the victim-output transitions, we obtain a relation-
ship between the early-late aggressor output waveforms. The noise current flowing
through the coupling capacitance Cc can be expressed in terms of the rate of change
of the voltage difference across its terminals. After plugging the expressions for noise








where aeo(t) and a
l
o(t) are the corresponding early-late aggressor-output waveforms








From Equation 2.10, we know that at crossover time τv, the rate of change of the
late victim transition vlo(t) is greater than that of v
e
o(t). Therefore, the term on the
right hand side of Equation 2.17 must be greater than zero, and we get the following









We provide an intuition for the analytical results obtained. Suppose, vlo(t) rises at
a relatively faster rate and crosses veo(t) at time τv, which implies two things about
the relative magnitudes of the victim currents at the time instant τv. For the late
victim-output transition vlo(t), (1) the current sourced by the victim driver is less, and
(2) the charging current flowing into the interconnect load is more, compared to the
early victim transition veo(t). Since the current sourced by the victim driver equals
the sum of the noise current and the charging load current, at time τv, the noise
current must be less for the later victim transition. Also, the noise current depends
on the rate of change of the voltage difference across the coupling capacitance. At
time τv, the rate of change of the later victim-output transition is more. Therefore,
the relationship among the noise currents demands that the rate of change of alo(t)
be less than that of aeo(t). Note that the aggressor has a falling output transition.
Therefore, both derivative terms in Equation 2.18 are negative in magnitude, and
early aggressor aeo(t) falls more rapidly than a
l
o(t). The discharging current of the
aggressor interconnect load is given by




The negative sign in the above expression is due to the convention followed that
the load current is flowing out of the load capacitance Ca (see Figure 2.3). Us-
ing Equations 2.19-2.18, we obtain the following inequality between the early-late
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aggressor interconnect load currents
(2.20) iec,a(t) > i
l
c,a(t) |t=τv .
Adding Equations 2.20-2.15 and applying K.C.L. at the aggressor-output node,
we obtain the following inequality among the aggressor-driver currents,
(2.21) ied,a(t) > i
l
d,a(t) |t=τv .
Since the aggressor-input transitions are the same in both cases,
(





the gate voltages of the aggressor driver are equal. Now, if the aggressor-driver cur-
rents differ according to Equation 2.21, then from Property 2.2 it follows that the
output voltages of the aggressor must satisfy the following relationship,
(2.22) aeo(t) > a
l
o(t) |t=τv .
To summarize, we obtain two necessary conditions on the aggressor output wave-
forms at time τv, i.e., a
l
o(t) must be lower and must transition at a slower rate than
aeo(t) (from Equations 2.22-2.18).
Charge-Conservation Analysis
We will analyze the relationships between the driver currents that is sunk by the
aggressor driver. Hence, we need to define a time interval during which we compute
the amount of charge sunk by aggressor driver. It follows from Equation 2.22 that
there must be a time τa : 0 ≤ τa < τv where the early-late aggressor output transitions
intersect each other (see Figure 2.4)




If the late aggressor output transition alo(t) is always less than a
e
o(t), then we obtain




o(t) have multiple crossovers
before time τv, then we choose τa to be the time at which the latest crossover occurs
between the aggressor output transitions. The boundary conditions on the aggressor-
















Since we chose τa to be the latest crossover time of the aggressor-output transitions
before τv, we obtain the following monotonic relationship between the aggressor
output transitions,
(2.25) aeo(t) > a
l
o(t) ∀t ∈ (τa, τv).
Recall that the input to the aggressor driver is the same in both cases. From
Property 2.2 and Equation 2.25, it follows that the current sunk by the aggressor
driver in the time interval is always greater in the early case, i.e.,
(2.26) ied,a(t) > i
l
d,a(t) ∀t ∈ (τa, τv).
Integrating the above, we obtain the inequality between the total charge sunk by








=⇒ Qed > Qld.(2.27)
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We analyze the relationship between the integral of the noise current in(t) and
that of the load current iv,a(t) flowing into the aggressor in the time interval (τa, τv).
As both integrals are state functions, they do not depend on the integration path
and only depend on the voltage values at the boundaries of the interval (τa, τv). The





= −Ca × {aeo(τv)− aeo(τa)},





= Cc × {veo(τv)− veo(τa) + aeo(τa)− aeo(τv)}.
Similarly, we can derive the integral of the load current Qlc,a and the integral of
the noise current Qln for the late victim transition. After plugging in the boundary
values from Equation 2.24, we obtain the following inequalities,







Next, we add both inequalities in Equation 2.30 and apply K.C.L on the aggressor-
output node to obtain the following inequality



























Figure 2.5: Maximize the victim receiver-output arrival time.
which contradicts the necessary condition obtained in Equation 2.27. Therefore, we
prove by contradiction that the victim-output transition veo(t) can never cross v
l
o(t),
and that the latest victim-output arrival time occurs only when the victim-input
transition is aligned at its latest arrival time.
2.3.3 Worst-Case Victim-Receiver Output Alignment
In this chapter, we focused on finding the victim-input transition which results in
the latest victim-output arrival time. However, as reported in [47], the true objective
of noise analysis is not to maximize the victim-output arrival time, but to maximize
the output arrival time of the victim receiver gate (see Figure 2.5). In this subsection
we show that the victim alignment at the latest point in its timing window, also
maximizes the victim receiver-output arrival time.
Theorem 2.4. Given nonlinear aggressor-victim driver models and monotonic victim-
input transitions, alignment of the victim-input transition at the latest input arrival
time results in the latest arrival time at the output of the victim receiver.





victim-output waveforms do not cross each other. Hence, the latest
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victim-output transition always bounds the early victim-output transition. It can be
noted that we have exactly the same setup at the input of the victim receiver gate as
we had for the victim driver gate and vlo(t) bounds v
e
o(t) at the input of the victim
receiver. Therefore, using Property 2.2, we can compare the relative magnitudes of
the driver-output current sourced in both cases. Repeating the exact same analysis,
which was performed on the victim driver, for the victim-receiver gate we can arrive
at the desired result which claims that late victim receiver-output transition will
bound any earlier victim-output transition.
2.3.4 Monotonic-Input Transitions
A necessary condition for the latest victim-alignment result was that the latest
victim-input transition always bounds any earlier input transition. Using Property
2.2, we then compare the relative magnitudes of the driver-output current sourced
in both cases. The assumption of monotonic victim-input transitions is a more
restrictive condition which ensures that the latest victim-input transition always
bounds an earlier input transition. With nonmonotonic input waveforms, the latest
victim-input transition may no longer bound any earlier victim-input transition. It
is not clear whether it can actually result in a later victim-output arrival time for
an earlier victim-input transition. However, in practice, it should be noted that
nonmonotonic transitions filter out rapidly due to the low-pass filtering effects of
CMOS drivers. Therefore, one can apply the latest victim-alignment result to only
those cases where the input transitions are monotonic and still obtain significant
speed-up in noise analysis.
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2.4 Victim Alignment for Multiple Aggressors
In the previous section, we show that the latest victim-alignment result holds for
the case when the victim was coupled to a single aggressor. However, the victim
net is usually coupled to more than one aggressors. Therefore, it is natural to ask
whether the latest victim-alignment result also holds for the case when the victim
is coupled to multiple aggressors. In this section, we state and prove the following
theorem,
Theorem 2.5. Given nonlinear aggressor-victim drivers and multiple aggressors
coupled to the victim net, the victim-output transition obtained when its input-transition
occurs at the latest input arrival time bounds any other victim-output transition.
Proof. Suppose, there are K aggressors coupled to the victim net, and the noise
current flowing into the kth aggressor be given by in,k(t) (as shown in Figure 2.6). We
perform the victim-response analysis by first assuming that both early-late victim-
output waveforms cross each other at time τv. Now, the total noise current flowing











Figure 2.6: Victim net coupled to multiple aggressors.
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currents flowing through each coupling capacitance. Therefore, the current flowing
into the victim interconnect (ic,v(t)) can be obtained by the subtracting all the noise
currents from the victim-driver current (id,v(t)),




We substitute the expression of ic,v(t) derived above into Equations 2.11-2.12 to
obtain the following inequality between the cumulative sum of the early-late noise








Note that the above inequality between the noise currents is a necessary condition
for a crossover to occur between the early-late victim-output transitions at time τv.
For the inequality in Equation 2.33 to hold, there must be at least one aggressor, say
am, whose noise currents satisfies the following relationship
(2.34) ien,m(t) > i
l
n,m(t) |t=τv .
The analysis that follows is exactly the same as that for the single aggressor case
described in the previous section. Performing the aggressor-response analysis on
am, we obtain the following relationships between the early-late aggressor output
waveforms aeo,m(t) and a
l
o,m(t) at the crossover time τv




Proceeding in a similar fashion, we identify the latest crossover time τa,m between
the aggressor-output waveforms (aeo,m and a
l
o,m) occurring before the time τv. Finally,
we perform charge conservation analysis on the aggressor am. We compare the
magnitude of the total charge sunk through the aggressor driver within the time
interval (τa,m , τv) in the early-late cases and obtain the desired contradiction.
It was shown that even when the victim is coupled to multiple aggressors, the
early-late victim-output transitions can never cross each other. Therefore, the latest
victim-output arrival time occurs only when its input is aligned at the latest point in
its timing window. Note that while computing the worst-case victim-output arrival
time for a given aggressor-victim configuration, we account for only the mutual in-
teraction between the victim and the aggressor transitions. In the noise analysis, the
mutual interaction between the aggressor transitions are captured during the global
iterations of the delay-noise computation algorithm.
2.5 Experimental Results
In this section, we look at experimental results which confirm the accuracy and
the efficacy of our proposed approach by reporting the runtime improvement over
existing approaches.
2.5.1 HSPICE Simulations
To further illustrate the ideas put forward in this chapter, in Figure 2.7, we show
the output responses generated in HSPICE for coupled aggressor-victim nets. We
fix the aggressor-input arrival time and sweep the input skew by shifting the victim-








Figure 2.7: HSPICE simulation plots showing the aggressor-victim output transitions.
the aggressor-output initially starts to transition faster because the effect of Miller-
coupling, which occurs due to the switching of the victim, is correspondingly delayed.
Also, due to the noise coupled from the aggressor, the delayed victim-output tran-
sition starts from a voltage below zero and increases the drain-source voltage of the
pull-up network of the victim driver, and the victim-output waveform starts rising
rapidly. However, as the victim-output transition starts approaching an earlier tran-
sition, the corresponding aggressor output transitions cross each other (see Figure
2.7) and violates the necessary condition for a crossover to occur between the early-
late victim-output transitions (Equation 2.22). Hence, the victim-output transitions
never cross each other.
2.5.2 Delay-Noise Analysis
A prototype noise-analysis tool was implemented in C++ programming language,
and uses linear-driver models to perform the noise analysis. This tool uses the
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Table 2.1: Results for the proposed latest victim-alignment approach.
ckt #nets #agg ckt delay(in ns) #agg pruned %agg pruned run time(in s) speed-up
i1 46 232 0.546 103 44.39 0.01 2.74X
i2 221 706 0.743 324 45.89 0.02 2.46X
i3 126 551 0.529 281 50.99 0.02 3.12X
i4 230 1181 0.801 610 51.65 0.02 3.56X
i5 138 1835 1.212 794 43.27 0.04 4.88X
i6 668 7298 1.045 3066 42.01 0.14 5.15X
i7 870 9605 1.124 4925 51.27 0.15 6.19X
i8 1528 10235 1.636 5436 53.11 0.21 5.32X
i9 955 14140 1.841 6789 48.02 0.33 6.91X
i10 3155 18318 3.089 8744 47.73 0.45 3.21X
proposed approach of aligning the victim transition at the latest point in its timing
window and was tested on the LGSynth91 benchmark circuits [1]. We used up to
three metal layers while doing the place-and-route of the circuits with the target
utilization of the floorplan set at 80%. The Cadence Silicon Ensemble tool was used
to perform the place-and-route of the benchmark circuits. The Mentor Graphics
Calibre tool was used to extract the parasitic coupling and ground capacitances for
the nets in the design.
A summary of the experimental results obtained for the LGSynth91 benchmark
circuits is listed in Table 2.1. The circuit details are given in the first four columns of
Table 2.1, and the results of the proposed approach are given in the final four columns.
To obtain the worst-case victim-output arrival time, we align the victim-input tran-
sition at the latest point in its timing window. The worst-case aggressor alignment
is computed such that it maximizes the 50% crossover time of the victim transition
[37]. The fact that we no longer need to search for the victim alignment within
the victim timing window simplifies the overall alignment algorithm and results in
a speed up of the noise-analysis engine. We compare the latest victim-alignment
approach with that proposed in [13], where the victim alignment is enumerated at
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the end points of the aggressor-victim timing windows. For example, in Figure 2.1,
this approach requires the alignment of the victim transition at four different arrival
times t1, t2, t3 and tv. The worst-case alignment of aggressors was found for each
victim alignment, and finally the aggressor-victim alignment that results in the max-
imum output arrival time was reported. We observed that the delay noise obtained
by both approaches were identical, which confirms the fact that the victim alignment
at the latest point in its timing window is optimal, and an enumeration of the victim
alignment within its timing window is not necessary to maximize the victim-output
arrival time. Since our proposed approach requires only a single victim alignment,
an average speed up of 4.3X was achieved on benchmark circuits.
With the victim-input alignment fixed at the end points of its timing window, the
number of aggressors that can align with the victim transition are reduced substan-
tially. For example, in Figure 2.1, only aggressor a3 can inject noise on the victim
transition. All aggressors that can no longer inject noise on the fixed victim transi-
tion (e.g., aggressors a1−2 in Figure 2.1) can be safely ignored in noise analysis due
to temporal filtering. For the benchmark circuits, approximately half of the total
number of aggressors in the circuit can be eliminated from noise analysis due to
temporal filtering as shown in Column six of Table 2.1, which results in a further
speed up of the overall noise-analysis engine. We can also note that the maximum
speed-up is achieved for circuit i9 which has the largest number of aggressors per
victim net, i.e., approximately 14 aggressors per victim. Hence, a larger speed-up
can be achieved for larger industrial circuits with several aggressors nets per victim.
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2.6 Summary
In this chapter, we proved that the latest victim-output arrival time occurs only
when its input transition is aligned at the latest point in its timing window. While the
proof was fairly straightforward for linear-driver models, it was certainly nontrivial
for nonlinear CMOS drivers. This result would obviate the need for enumerating the
victim-input timing window in noise analysis. Consequently, the aggressor-victim
alignment problem is simplified and its complexity is reduced significantly. Although
this result has been observed empirically in the industry, this is the first work which
analytically shows that the result holds for both linear and nonlinear drivers. Using
this result, we show that significant speed-up can be achieved on benchmark circuits
over existing heuristic solutions without incurring any loss of accuracy.
CHAPTER III
Worst-Case Aggressor-Victim Alignment with
Current-Source Drivers
Continuous scaling of device dimensions in the nanometer process technology has
led to several key challenges in the timing verification of circuits. As the spacing
between adjacent wires continues to shrink, the coupling capacitance dominates the
total wire capacitance. Furthermore, as technology advances, we are seeing increasing
chip frequencies and decreasing voltage margins. All of the above trends exacerbate
crosstalk noise which occurs due to the charge transfer between the coupled inter-
connects. Therefore, it has become imperative to accurately model the impact of
crosstalk noise on circuit delay while performing timing analysis for nanometer VLSI
circuits.
Besides crosstalk noise, we have several nonlinear effects that must be modeled to
accurately estimate the gate and interconnect delays. These effects include multiple-
input switching, resistive and inductive interconnects, power-grid noise, and nonlin-
ear gate capacitances, etc. Traditionally, cell delays have been computed by using
look-up tables or k-factor equations, where the output load is usually a lumped capac-
itance, and the input transition is approximated by a ramp or other characterization-
waveform shapes [55, 26, 11]. In this framework, an effective-capacitance (Ceff )
based technique was developed in [25] to model the resistive-shielding effect ob-
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served in distributed interconnects. In [15, 57], the authors obtain a more accurate
estimate of the crosstalk-noise pulse by accounting for the nonlinearity of victim-
driver resistance. A new gate-delay model was proposed in [21] to account for the
increase in gate delay due to the simultaneous switching of gate inputs. However, the
above modifications are mostly ad-hoc in nature and may not be very accurate when
they are all combined together to perform timing verification of nanometer designs.
In contrast, current-source models (CSM) have emerged as a more fundamental ap-
proach for performing timing analysis, since they are independent of precharacterized
ramp-input waveforms and lumped capacitive output loads. In [24], a CSM was pro-
posed where the output current depends on the DC voltage levels of the input and
output pins, and an extra capacitance was added to the output pin to account for
the transient effects. In [47], it was shown that CSMs can be effectively used for
performing noise analysis.
Traditionally, the objective of noise analysis has been to maximize (or minimize
for MIN analysis) the victim-stage delay. Under the linear-superposition assumption,
it was shown in [37] that the victim-stage delay is maximized, for a rising victim tran-
sition, when the peak of the coupling-noise pulse (V p) is aligned at the point where
the noiseless-victim waveform crosses the 0.5Vdd + V p voltage level. However, the
true objective of noise analysis is not to maximize the victim-stage delay, but to
maximize the combined sum of the victim-stage delay and the victim-receiver stage
delay. In other words, the worst-case alignment of aggressors should maximize the
output arrival time of the victim receiver. We show with an example that maximizing
the former quantity does not guarantee the maximization of the latter. Figure 3.1
illustrates coupled aggressor-victim nets with a lightly loaded victim-receiver gate.











Figure 3.1: Aggressor alignment maximizes the victim-stage delay but not the victim receiver-
output arrival time.
tion is varied. The noisy-victim waveforms vei and v
l
i correspond to the two aggressor
transitions aei and a
l
i, respectively. It is can be noted that v
l
i has a later 50% crossing
time (t50 or arrival time) and consequently a greater stage delay than v
e
i . How-
ever, the victim transition with the maximum stage delay (vli) results in the output
transition vlo, for which the coupling-noise pulse arrives too late after it has finished
switching. In comparison, the earlier victim transition vei results in the victim-output
transition veo having the latest arrival time. Hence, maximizing only the victim-stage
delay can sometimes be inaccurate, and the worst-case aggressor alignment should
be computed such that it maximizes the victim receiver-output arrival time.
It was shown in [15] that the worst-case aggressor alignment is a nonlinear func-
tion of the victim slew rate, coupling-noise pulse and victim receiver-output load.
The authors propose the use of precharacterized look-up tables to identify the worst-
case aggressor alignment which requires additional overhead in cell-library charac-
terization. In [47], techniques of constrained optimization were used to obtain the
worst-case aggressor-victim alignment with the objective of maximizing the victim
receiver-output arrival time. However, it may require multiple nonlinear simulations
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and can be expensive in terms of runtime overhead. In this work, we present a heuris-
tic method to find the worst-case aggressor-victim alignment considering nonlinear
CMOS drivers. We propose the cumulative gate overdrive voltage (CGOV ) metric
which models the total victim receiver-output current sourced. We know that the
rate of the victim receiver-output transition is proportional to the amount of current
sourced by the victim-receiver gate. Hence, the alignment with the lowest CGOV
will result in the slowest output transition having the latest arrival time. Using the
CGOV metric, we propose a heuristic approach to compute the worst-case aggressor
alignment that maximizes the victim receiver-output arrival time. Since the vic-
tim receiver-output arrival time is estimated without actually simulating the output
waveform, the proposed approach proves to be very runtime efficient. HSPICE sim-
ulations performed on industrial nets to validate the proposed methodology show an
average error of 1.7% in delay noise compared to the worst-case alignment obtained
by an exhaustive sweep.
3.1 Problem Description
In this section, we analyze the problem of computing the worst-case delay noise
in a static timing analysis (STA) framework, where every net has a timing window
representing the period within the clock cycle within which the net can switch. In
[34], it was shown that victim alignment at the latest point in its timing window was
optimal and always resulted in the latest victim-output arrival time. In this work,
we focus on the problem of computing the alignment of aggressors relative to the
victim transition such that they satisfy their respective timing window constraints
and produce the maximum delay noise at victim-output transition. It must be noted


















Figure 3.2: Waveforms at the input of the victim-receiver gate.
dent, since the delay noise depends on aggressor timing windows, and the timing
window of any net depends on the delay noise. However, it was shown in [61, 12, 77]
that this chicken-and-egg problem could be solved by updating the delay noise and
timing windows iteratively. In this chapter, we consider the problem of computing
the worst-case delay noise, given the aggressor timing windows at some iteration of
the outer loop.
As seen earlier, the worst-case delay noise should maximize the victim-output
arrival time and not just the victim-stage delay. The computation of victim-output
transition requires two steps, first the noisy waveform is computed at the input of
the victim receiver, second the victim-receiver gate is simulated with the noisy input
waveform. In cases where the victim net has a significant amount of coupling, the
shape of the noisy-victim waveform (e.g., V actualnoisy in Figure 3.2) can be significantly
different from a ramp. 1 Such noisy-victim waveforms cannot be used directly as
inputs while simulating the victim-receiver gate with traditional look-up table based
cell-delay models, which are characterized with ramp input waveforms. Instead,
an equivalent ramp is often fitted to noisy-victim waveform and used as the input
1For simplicity of discussion, we will use a ramp as the representative waveform for all characterization-waveform
shapes.
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transition for the victim-receiver gate. Several heuristic approaches can be used to
obtain an equivalent-ramp signal. One approach matches the slew rate of the noisy-
victim transition by fitting a ramp (V slewestimate in Figure 3.2) through the 20-80% VDD
voltage trip points of V actualnoisy . For more conservative noise analysis, the above ramp
can delayed (V slew,delayestimate ) such that its arrival time matches that of V
actual
noisy . It can
be seen in the figure that V slew,delayestimate underestimates the actual waveform V
actual
noisy and
results in a pessimistic victim-output arrival time. Alternatively, the authors in [39]
propose the use of an equivalent ramp that is closest to the noisy-victim waveform
in a weighted least-square sense. In [28], the authors obtain a transition quantity
by integrating the area beneath the noisy-victim waveform and use it as a metric to
obtain an equivalent-ramp waveform.
With traditional look-up table based delay models, it is not possible to compute
the exact victim-output waveform with arbitrary input waveforms. Although, ag-
gressor alignment that maximizes only the victim-stage delay can be optimistic, the
use of equivalent ramp such as V slew,delayestimate often guarantees an extra pessimism in de-
lay noise. Overall, the use of traditional look-up table based delay models can lead
to erroneous results due to the inherent modeling approximations associated with
it, especially when there is a significant amount of coupling noise, and the shape
of the victim waveform significantly differs from a ramp signal. In contrast, using
current-source models (CSMs), accurate victim-output waveform can be computed
even with arbitrary noisy input waveforms (e.g., V actualnoisy ). We already know that
the aggressor alignment that maximizes the victim-stage delay may not necessarily
maximize the output arrival time. Therefore, to prevent optimistic noise analysis in
the CSM framework, we must instead find the alignment that maximizes the victim
receiver-output arrival time.
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Although, CSMs provide better accuracy over look-up table based delay models,
they are computationally more expensive. Also, for victim nets with relatively small
amount of coupling noise, noise analysis with traditional models provide sufficient ac-
curacy. Therefore, using CSMs for such cases will incur an additional runtime penalty
without significantly improving the accuracy of noise analysis. In order to maximize
the accuracy of delay-noise engine without significantly adding a runtime penalty,
we propose the following noise-analysis methodology (as shown in Figure 3.3). For
the commonly occurring case of very small (e.g., ≤ 5% VDD) coupling-noise pulse,
we propose to use look-up table based delay models which are very fast and provide
reasonable accuracy. Note that if the coupling-noise pulse is very small, then the
amount of delay noise would correspondingly be small. Therefore, we do not require
a very accurate delay-noise engine in this region, and the aggressor alignment can be
computed very quickly by maximizing only the victim-stage delay [12]. However, for
victim nets with relatively larger coupling-noise pulses, we propose the use of CSMs
to accurately model the noisy-victim waveforms, and the worst-case alignment of
aggressors is then computed such that it maximizes the victim-output arrival time.




















Figure 3.3: Proposed methodology of performing noise analysis.
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case aggressor alignment for relatively larger coupling-noise pulses (e.g., [5%, 25%]
VDD). We suggest, for even larger coupling-noise pulses (e.g., ≥ 25% VDD), the
use of more accurate optimization techniques to compute the worst-case alignment.
However, with modern place-and-route tools, it is uncommon to have a large number
of victim nets with such high amounts of coupling noise. Hence, we need to use the
computationally-expensive engine only on a very small fraction of the entire design.
Overall, we believe that the proposed methodology produces accurate results with
very fast runtime.
The rest of the chapter is organized as follows: In Section 3.2, we first explain the
metric that can be used as a proxy for the total victim receiver-output current. In
Section 3.3, we show how this metric can be used to compute the worst-case aggressor
alignment for both MIN and MAX analysis. In Section 3.4, we present experimental
results and compare the delay noise obtained by using our proposed methodology
with that obtained by doing worst-case input alignment. We finally summarize this
chapter in Section 3.5.
3.2 Cumulative Gate Overdrive Voltage
In this section, we propose a metric to model the total victim receiver-output
current. The key observation is that the rate of victim-output transition directly
depends on the amount of current sourced by the receiver gate. Hence, we can use
the total victim receiver-output current as a proxy for the victim-output transition.
Therefore, we can solve for the latest occurring victim-output transition without
even simulating the victim-output transition. We first summarize the relationship
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Figure 3.4: Cumulative Gate Overdrive Voltage (CGOV ).
• The output current sourced by the driver is negligible when the gate input
voltage (Vinp) is less than the threshold voltage (Vth)
• The output current sourced by the pull-up network of the driver is proportional
to the gate overdrive voltage (Vinp − Vth)α, for some α ∈ (1, 2) [44]
In this work, the total output current sourced by the CMOS driver is modeled by
the cumulative gate overdrive voltage (CGOV ) which is defined as the area between




(Vinp − Vth)α dt
Note that tinp is the time when Vinp crosses the threshold voltage of the gate Vth, which
is a function of the transistors in the pull-up (pull-down) stack for a rising (falling)
output transition. Similarly tout is the time when the output waveform Vout crosses
the target voltage level (V outth ) of the output loading gate. Therefore, CGOV actually
models the total output current that is required to switch the output waveform to
the level of the target voltage level V outth .
62
One can note that CGOV for a certain gate is only a function of the output load,
since it tracks the amount of output current that must be sourced for the output
transition to switch up to a certain voltage level. In order to accurately compute
CGOV , we need to model the dependence of output current on the gate output
voltage, and must also account for the effects of parasitic Miller-capacitance between
input and output nodes of the gate. However, we show that even when the above
mentioned second order effects are not modeled in Equation 3.1, the CGOV tracks
the arrival time of noisy victim-output transition very closely.
Consider the aggressor-victim coupled network shown in Figure 3.1. First, we fix
the victim-receiver gate and sweep all the other circuit parameters, such as aggressor-
victim slew rates, driver sizes, and interconnect capacitances by randomly assigning
their values. Then, we perform HSPICE simulations on each circuit to obtain the
corresponding noiseless (vi) and the noisy (v
l
i) victim transitions. The histogram
consisting of about 1500 data points was obtained for the victim slew rates and
coupling-noise peaks as shown in Figure 3.5. Finally, for every circuit, the respective
CGOV values were calculated by using Equation 3.1 and integrating up to the arrival
times of the corresponding victim-output transitions, vi and vo, respectively. The
gate threshold voltages were assumed to be 0.5VDD. Shown in Figure 3.5, is a scatter
plot of CGOV values obtained for the circuits. On the X (Y) axis, we plot the
percentage error of CGOV values with respect to the mean for the corresponding
noiseless (noisy) victim transitions.
Since, the slew rate of vi determines how fast the output transition vo occurs,
across all the circuits, we obtain different slew rates of the output transition vo.
We know that the output current has a dependence on the output voltage which is






Figure 3.5: Scatter plot of CGOV .
the magnitude of error denoted by the spread of 10% ([-3%,7%]) around the mean
CGOV is very small. Also, recall that the objective of computing CGOV is to
use it for estimating the noisy victim-output arrival time. Therefore, it is necessary
for the CGOV values of the noiseless vi and noisy-victim transitions v
l
i to track
each other very closely. It can be seen in the figure that the maximum error in
the corresponding CGOV values across all circuits (denoted by the vertical distance
from the 45o inclined line) is only 1.23%. Hence, we conclude that the CGOV metric
is not very sensitive to coupling noise and remains fairly constant irrespective of the
shape of the input transition. This observation allows us to compute CGOV for the
noiseless-victim transition, and use it to track the noisy victim-output arrival time.
3.3 Worst-Case Aggressor Alignment
A brute-force approach for computing the worst-case aggressor alignment would
be sweeping the aggressor transition within its timing window and choosing the align-
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ment that results in the latest victim-output arrival time. However, it requires multi-
ple nonlinear simulations of the coupled aggressor-victim network and is prohibitively
expensive. In this section, we show how the worst-case aggressor alignment can be
computed more efficiently using the CGOV metric by using only a single nonlinear
simulation to obtain the coupling-noise pulse. It was also seen earlier that CGOV is
very robust and is fairly insensitive to the aggressor alignment. Therefore, instead of
performing multiple nonlinear simulations by sweeping the aggressor transition and
simulating the victim-output response, we propose to compute CGOV and use it as
a proxy for the victim-output arrival time.
Consider the case when both aggressor-victim drivers have a falling input tran-
sition as shown in Figure 3.6. We perform MIN analysis where we seek to find the
aggressor transition that results in the earliest possible victim-output arrival time.
In order to do that, we first simulate the noiseless victim input-output transitions,
vi and vo, assuming no switching at the inputs of the aggressor driver. We then
compute CGOV for the noiseless-victim transition using Equation 3.1 and integrat-
ing up to the noiseless victim-output arrival time tout. In the previous section, we
show that CGOV is fairly insensitive to the shape of the input waveform. Hence,
the CGOV for noisy-victim waveforms (e.g., vli) can be assumed to be the same as
that computed earlier for the noiseless transition vi. Next, the noisy victim receiver-
input waveform (e.g., vli) is obtained with a falling transition at the input of the
aggressor driver. The victim receiver-output arrival time can be estimated without
actually simulating the victim-output response. The unknown victim-output arrival
time (tlout) can instead be obtained by using v
l
i and integrating (using Equation 3.1)
until the CGOV matches that of the noiseless waveform.
Figure 3.6 illustrates the noisy-victim transitions, vei and v
l


















Figure 3.6: Worst-case aggressor alignment for MIN analysis.
early (ae) and late (al) aggressor transitions. It can be seen that the noise aligns
early for the victim transition vei and does not really affect the victim waveform
above the threshold voltage level, which was assumed to be 0.5VDD in this example.
On the other hand, the noise due to al aligns later and affects the victim waveform
above the threshold voltage level and causes the output to transition faster. In this
example, it can be seen that the later aggressor transition (al) results in a faster
victim-output transition vlo having an earlier output arrival time t
l
out. Finally, the
worst-case aggressor alignment in MIN analysis can be chosen among all feasible
aggressor transitions such that it results in the earliest arrival time at the output of
the victim receiver.
A similar technique can be used in MAX analysis with mutually opposite aggressor-
victim transitions. In this case, we sweep the aggressor transition within its timing
window, and use the CGOV metric to choose the alignment which results in the
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latest arrival time (tout) at the output of the victim receiver. The computation com-
plexity of the proposed approach, for every victim receiver, is O(M ∗ N), where M
is the number of segments used to represent the waveforms, and N is the number of
times the aggressor transition is swept within its timing window. Typically, around
10-15 segments are enough to represent the noisy waveforms fairly accurately [39].
Also, the function of the victim delay noise versus the aggressor alignment, referred
to as the delay change curve (DCC) [7], is fairly well-behaved. Therefore, we can
use optimization techniques (e.g., Newton-Raphson method) to reduce the number
of times the aggressor alignment is swept in its timing window.
It is key to note that the proposed approach does not employ a nonlinear CSM
engine to simulate the victim receiver-output response within every iteration. In-
stead, the proposed approach uses CGOV to estimate the victim receiver-output
arrival time and achieves substantial speedup over approaches which employ expen-
sive nonlinear CSM based simulations. Further speed-up can be obtained by using
a linear-superposition based framework to compute the noisy victim receiver-input
waveforms corresponding to each aggressor alignment.
The proposed algorithm requires the enumeration of aggressor alignment within
its timing window. With the use of optimization techniques, the number of such enu-
merations are typically small. Nevertheless, for every aggressor alignment, we would
still need to perform expensive nonlinear simulations using the CSMs to obtain the
accurate noisy-victim waveforms. Hence, to reduce the computation overhead signif-
icantly, we use the principle of linear superposition, and combine the noiseless-victim
waveform with the coupling noise to obtain an estimate of the noisy victim response.
It is well-known that the use of linear superposition can lead to an underestimation
of the coupling-noise peak, since the change in noise peak due to the nonlinearity of
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victim driver is not modeled. However, it accurately estimates the pulse width of the
noise waveform. Hence, although linear superposition underestimates the noise peak,
it does not necessarily underestimate the time-to-peak of the noise which is needed
to estimate the alignment. Therefore, the CGOV metric is not very sensitive to the
nonlinearity of victim-driver resistance. In the results section, we show that the aver-
age error introduced by the superposition assumption is typically very less (≈ 1.7%).
Therefore, we make an engineering decision to use the principle of superposition for
computing the noisy-victim waveforms. Since, nonlinear simulation using CSMs are
performed only once to obtain the coupling noise and noiseless-victim waveform, the
proposed alignment approach is overall very fast.
In this chapter, we analyzed the case when the victim is coupled to a single
aggressor. However, in a typical circuit, the victim net is often coupled to more than
a single aggressor. In such cases, it is necessary to find the worst-case alignment
of all the aggressors coupled to the victim such that it results in the maximum
victim-output arrival time. A heuristic often used to compute the relative alignment
among aggressors is by aligning the coupling-noise pulses such that all the noise
peaks coincide, which results in cumulative coupling-noise pulse having the largest
noise peak. The cumulative coupling-noise pulse is then optimally aligned with
the victim waveform. In contrast, any other alignment among aggressors would
result in a cumulative coupling-noise pulse with a smaller noise peak and a wider
pulse width. However, it was shown in [15] that using the coupling-noise pulse with
the largest noise peak resulted in an error that was less than 5% across exhaustive
SPICE simulations. Therefore, in this work we have focused on the alignment of
the cumulative coupling-noise pulse with the victim transition such that the victim
receiver-output arrival time is maximized.
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Table 3.1: Parameters of the experimental aggressor-victim circuit.
Parameters Set of Parameter Values
Aggressor Driver Strength (2X , 12X)
Aggressor Driver Input Slew Rate (ps) (10, 200)
Victim Driver Strength (2X , 8X , 12X)
Victim Driver Input Slew Rate (ps) (10, 50, 100, 200)
Victim Interconnect Length (µm) (5, 50, 100, 200)
Coupling scaling factor k (0.5 , 1, 1.5, 2)
Victim Receiver Load (fF ) (1 , 10 , 50 , 200)
3.4 Experimental Results
In this section, we will show experimental results that verify the accuracy and
effectiveness of our proposed approach for computing the worst-case aggressor align-
ment. All experiments were performed on the fully-coupled aggressor-victim circuit
shown in the Figure 3.7 in 65nm technology node. The nonlinear CMOS gates were
simulated with detailed internal RC interconnects extracted from an industrial li-
brary. We assume, for the interconnect wire load model in the 65nm technology node
[51], a wire resistance R = 0.5Ω/µm and a wire ground capacitance Cg = 0.2fF/µm.
We know that the coupling capacitance Cc is a function of the spacing and the rel-
ative amount of overlap between the aggressor-victim nets. If the aggressor-victim
nets are routed very closely in the same metal layer, then the coupling capacitance
could account for a significant portion of the total wiring capacitance. Conversely,
the magnitude of the coupling capacitance would be small when the aggressor-victim
nets are routed at a relatively farther distance from each other. Therefore, in our ex-
periments we obtain the coupling capacitance Cc by appropriately scaling the ground
capacitance, i.e., Cc = k∗Cg, where k is a scaling factor which ranges between [0.5, 2]
in our experiments.
The proposed approach of finding the worst-case aggressor alignment is validated
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Figure 3.7: The experimental aggressor-victim circuit.
tive circuit can have several variable parameters such as the types and the strengths
of the aggressor-victim drivers and receivers, the input-slew rates, the interconnect
lengths, the coupling-capacitance scaling factor (k), and the receiver-output loads.
In order to adequately sample the above mentioned parameter space, we perform a
total of about 1500 simulations by sweeping the parameter values (as shown in Table
3.1).
In each simulation, we compare the accuracy of our proposed approach with the
golden aggressor alignment obtained by using HSPICE based brute-force enumer-
ation. The aggressor transition was enumerated with a discretization step size of
2ps, and HSPICE simulations were performed to simulate the victim receiver-output
response for every aggressor alignment. Finally the aggressor transition that results
in the latest victim-output arrival time was reported as the worst-case aggressor
transition. In comparison, the proposed approach computed the worst-case aggres-
sor alignment by using the CGOV metric to predict the victim-output arrival time.
Once, the aggressor alignment is computed, HSPICE was used to simulate the victim
receiver-output response. In order to evaluate the accuracy, we express the difference
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Figure 3.8: Histogram of %Error in delay noise for MAX analysis.
the worst-case delay noise at the output of the victim receiver. A histogram of the
percentage error in delay noise with the CGOV based alignment, obtained across all
simulations, is shown in Figure 3.8 (3.9) for MAX (MIN) analysis, when the victim-
receiver gate is an inverter with a falling-input transition. It can be seen that the
proposed approach accurately estimates the worst-case aggressor alignment, and we
observe an average error of 0.75% (2.1%) for the MAX (MIN) analysis.
Earlier, we claimed that aggressor alignment that maximizes the victim receiver-
input arrival time does not necessarily maximize the victim receiver-output arrival
time. In order to validate the above claim, we perform a similar brute-force enu-
meration, and compute an aggressor alignment such that it maximizes the victim
receiver-input arrival time. Using the above computed aggressor alignment, we run
HSPICE to simulate the victim receiver-output transition. Finally, we compare the
percentage error in the output arrival time with respect to golden, and plot the his-
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Figure 3.9: Histogram of %Error in delay noise for MIN analysis.
It can be seen that more than 10% of the cases report an error of 100% in delay
noise for MAX analysis. These cases occur when the input alignment results in a
coupling noise which aligns too late with the victim transition (as shown in Figure
3.1). Overall, it can be seen that the proposed approach performs better than the
input-alignment approach, and establishes the significance of considering the victim-
receiver gate in the computation of the worst-case aggressor alignment.
We repeat the above experiment for different victim-receiver gates, and in Table
3.2 we show the average percentage error in delay noise with respect to golden. It can
be seen that the proposed approach accurately computes the worst-case aggressor
alignment across all the different receiver gates. It is interesting to note that for
the rising victim receiver-input transition (RISE MAX), the maximum error (3.85%)
in delay-noise estimation occurs for the four-input NOR receiver gate. Similarly,
the proposed approach results in a mean error of 4.41% for the four-input NAND
receiver gate. The increase in error could be due to the stack effect of the pull-up
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Table 3.2: Mean %Error in delay noise of the victim compared to golden analysis.
RISE MAX FALL MAX RISE MIN FALL MIN
Receiver CGOV Inp Align CGOV Inp Align CGOV Inp Align CGOV Inp Align
INV 0.77 7.24 0.75 19.12 -2.32 -6.66 -2.10 -6.36
NAND4X 0.35 7.34 4.41 5.11 -2.99 -12.87 -3.07 -4.50
NOR4X 3.85 5.36 1.38 8.36 -3.35 -7.39 -2.23 -12.31
BUF 0.26 8.34 0.31 8.42 -1.67 -7.20 -1.34 -9.87
AND4X 0.29 8.36 1.86 8.19 -1.51 -6.14 -1.07 -8.75
OR4X 1.46 7.63 0.37 9.92 -0.99 -6.06 -2.23 -12.40
(pull-down) networks for the NOR (NAND) gates which affects the robustness of the
CGOV metric used to track the victim-output arrival time. However, one can note
that even with the stack effect, the proposed approach is more accurate than the
input-alignment approach. Across all simulations, the average error in delay noise
for the proposed approach is 1.7% compared to an error of 8.49% obtained with the
input-alignment approach.
3.5 Summary
In this chapter, it was seen that worst-case aggressor alignment must be computed
such that it always maximizes the victim receiver-output arrival time. In order
to model the victim receiver-output waveform, we define and use the cumulative
gate overdrive voltage (CGOV ) metric to model the total victim receiver-output
current. Since, the victim receiver-output transition directly depends on the amount
of current sourced by the receiver gate, the alignment with the lowest CGOV would
correspondingly lead to the slowest transition having the maximum delay. HSPICE
simulations, performed on industrial nets to validate the proposed methodology, show
an average relative error of 1.7% in delay noise compared to the worst-case alignment
obtained by performing an exhaustive sweep.
CHAPTER IV
Top-k Aggressors in Noise Analysis
Due to the aggressive scaling of interconnect wires, capacitive-coupling noise has
become an important concern for nanometer designs. Therefore, delay noise which
models the impact of coupling noise on the circuit delay is of particular concern for
high-performance designs. To address this issue, noise analysis was first introduced in
[65, 66] and has been the focus of significant research effort. Since delay noise requires
both aggressor-victim nets to switch at the almost the same time, timing windows
were defined to indicate the time range in a clock period within which the aggressor-
victim nets can transition. It was observed that the computation of delay noise and
timing windows poses a chicken-and-egg problem. Delay noise cannot be computed
before timing windows are defined and, vice versa, accurate timing windows cannot
be computed without information about the delay noise. An iterative method was
suggested in [61, 37] for computing the delay noise. The iterations start by either
assuming that all aggressor-victim timing windows have an overlap or none of them
have any overlap. The circuit delay is then computed by iteratively updating the
delay noise and timing windows. It was shown in [61] that this iterative method is
guaranteed to converge. It was observed in [77] that the above problem has solutions




Figure 4.1: Indirect aggressors a2, a3 affect the timing window of the primary aggressor a1 in the
noise analysis for victim v1.
A number of methods to identify and eliminate false aggressors, which cannot
impact the delay of a victim due to logical and timing correlations in the circuit,
have been proposed in [10, 58, 27, 14, 18]. Despite the pruning of false aggressors,
the total number of aggressors that contribute to the delay noise of the circuit can
be very high. On every victim net, the primary aggressors couple noise directly on
the victim transition. Furthermore, indirect aggressors that are coupled to primary
aggressors can impact the timing window of a primary aggressor. The increase in the
timing window of a primary aggressor can lead to an overlap with the victim timing
window, resulting in an increase in the amount of delay noise on the victim. In Figure
4.1, the noise coupled from aggressor a2 can increase the timing window of a1 such
that it overlaps with that of victim v1. Therefore, a2 is an indirect or secondary
aggressor of victim v1. Similarly, a3 is a tertiary aggressor of victim v1. Note
that in this example, noise analysis would require three iterations for convergence.
The fact that industrial noise-analysis tools report the need for three-four iterations
for convergence [49], shows that the noise from indirect aggressors contributes to
the circuit delay noise in industrial designs. Since, we must consider all primary
aggressors coupled to the critical path and also indirect aggressors coupled to the
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transitive-fanin cone of the primary aggressors, the number of aggressors that can
potentially contribute to the circuit delay is huge. However in practice, designers
often limit the number of aggressors that can switch simultaneously due to one of
the following reasons:
• Delay noise that involves hundreds of precisely-timed noise events is considered
unlikely and consequently ignored.
• A noise event involving hundreds of aggressors is less probable than that involv-
ing a few aggressors.
A very common approach to limit the total number of aggressors considered in
noise analysis is by restricting the set of primary aggressors for each victim to a
few (say ten) by choosing only those aggressors which cause a significant amount
of coupling noise on the victim. However, this approach of reducing the number of
aggressors is unsystematic and may lead to unpredictable results. The total number
of aggressors that contribute to path delay noise will vary from one path to another.
Also, there is no consistent manner of restricting the total number of indirect ag-
gressors that contribute to delay noise due to noise-analysis iterations. With limited
resources for fixing delay-noise violations, designers would prefer to fix a fewer num-
ber of critical aggressors. In this chapter, we present an approach for computing
the set of top-k aggressors that contributes strongly to the circuit delay noise. The
concept of the set of top-k aggressors is analogous to the top-k critical paths that is
commonly reported in traditional STA, but comes in two flavors,
Top-k aggressors’ elimination set: Given traditional noise analysis, the top-k
aggressors’ elimination set is a set of k aggressor-victim couplings which, when not
considered in noise analysis, would reduce the delay noise of the circuit by a maximum
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amount. This information is vital to a circuit designer in situations where only a
limited number of aggressor-victim couplings can be fixed. Suppose a circuit designer
can eliminate only ten coupling capacitances, for instance, through wire shielding or
spacing. Then the top-10 aggressors’ elimination set reports the set of ten aggressor-
victim couplings which must be fixed to obtain the maximum reduction in delay noise.
Hence, the top-k aggressors’ elimination set ensures that the maximum improvement
in delay noise is achieved for the performed effort. It is true that fixing a particular
aggressor-victim coupling may perturb the overall physical implementation and may
result in other new couplings. Nevertheless, the availability of the top-k aggressors’
elimination set is key in each cycle of delay-noise mitigation.
Top-k aggressors’ addition set: Given a timing analysis without considering
delay noise, the top-k aggressors’ addition set is the set of k aggressor-victim cou-
plings whose delay noise, when added to the noiseless timing analysis, will result
in the maximum circuit delay. The top-k aggressors’ addition set is useful when
the designer wants to restrict the noise analysis to no more than k aggressor-victim
couplings switching together. Alternatively, it can also be used to identify the sets
of aggressors which must be given a higher priority while fixing aggressors for delay-
noise mitigation.
We show that the computation of the top-k aggressors’ addition and elimination
sets are dual problems. The analysis is complicated by the fact that both primary
and indirect aggressors must be considered for inclusion in the top-k aggressor sets.
Furthermore, we must efficiently model the propagation of delay noise in the circuit.
The proposed algorithm uses two novel concepts to provide a tractable solution:
Firstly, we model the propagated delay noise with a pseudo-input aggressor, and
secondly, we prune the enumeration space by using a dominance relationship which
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imposes a partial ordering on the aggressor sets. The proposed algorithm is able
to achieve a practical runtime for large values of k on all benchmark circuits. In
comparison, brute-force enumeration could not generate aggressor sets with k greater
than three, even for the smallest benchmark circuit. The remainder of this chapter
is organized as follows. We describe the problem in detail in Section 4.1 and then
describe the proposed algorithm for computing the top-k aggressors’ set in Section
4.2. Experimental results are shown in Section 4.3, and we summarize the chapter
in Section 4.4.
4.1 Problem Description
The goal of this work is to identify, for a given k, the set of k aggressors which
must be fixed (refered to as top-k aggressors’ set) for minimizing the delay-noise
violations in a design. This work can (potentially) be employed in the inner loop of
circuit optimization and therefore runtime efficiency is key. Conventionally, linear-
driver models were used to perform noise analysis efficiently. Recently, nonlinear
current-source based driver models have been proposed [24] to achieve the accuracy
demanded by timing analysis. However, a single aggressor-victim alignment in such
a framework requires a nonlinear solver, and it is difficult to achieve an efficient
runtime. Therefore, in this work, we make an engineering decision to use linear-
driver models, since they are still used in the industry [49] in applications (such as
ours) where accuracy can be traded for runtime efficiency.
4.1.1 Challenges in Computing the Top-k Aggressors’ Set
The worst-case aggressor-victim alignment problem has been extensively studied
in literature [37, 75, 57]. However, the problem of computing the set of top-k aggres-
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Figure 4.2: Non-monotonicity in aggressor lists for aggressors a1, a2 and a3.
the top-k aggressors’ elimination set is by simply performing noise analysis multiple
times and eliminating k aggressors in each run. In this case, a total of rCk noise-
analysis runs are required, where r refers to the total number of aggressors in the
circuit and is very expensive computationally. A bottom-up construction of the top-k
aggressors’ set is nontrivial and complicated due to several factors and two of which
are discussed below.
First, with increasing cardinality, the sets of top-k aggressors could be nonmono-
tonic. For example, suppose the top-3 aggressors’ set in an arbitrary circuit contains
aggressors {a1, a2, a3}. Then, the set of aggressors with the next higher cardinality
(i.e., top-4 ) may not necessarily contain any of these aggressors. This property arises
due to the fact that the alignment of aggressors affects the delay noise, and we illus-
trate the above with an example. Consider a victim net coupled to three aggressors
{a1, a2, a3} with timing windows as shown in Figure 4.2. Although the aggressors
a2 and a3 have larger coupling-noise pulses than a1, their timing windows restrict
their alignment to the left, and they do not cause any delay noise on the victim
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when they switch individually as the victim t50 does not change. Hence, the top-1
aggressor set is {a1} despite the fact that its coupling-noise pulse is smaller than
that of both a2 and a3. However, when we consider the top-2 aggressors’ set, the
delay noise due to the simultaneous switching of aggressors {a2, a3} is greater than
that of {a1, a2} and {a1, a3}. Therefore, the top-2 aggressors’ set is {a2, a3}.
This example shows that adding an aggressor to the top-k aggressors’ set may not
necessarily produce the top-{k+1} set.
Secondly, the worst-case aggressor-victim alignment at a victim net is affected
by the delay noise propagated from the transitive-fanin cone of the victim driver.
Hence, the top-k aggressors’ set at any victim must consider aggressors coupled to
the transitive-fanin cone of the victim. Similarly, the impact of aggressors coupled to
the transitive-fanin cone of the primary aggressors must also be considered as they
can change the timing window of the primary aggressors. Therefore, the primary
aggressors must be considered both by themselves as well as acting in concert with
tertiary aggressors that increase their timing window. A primary aggressor acting
by itself is referred to as a first-order aggressor. Primary aggressors are assigned an
order p = t+1, where t is the number of aggressors coupled to the transitive-fanin
cone of the primary aggressor.
4.2 Proposed Approach
We will focus on the algorithm to compute the top-k aggressors’ addition set,
since it is conceptually simpler to understand. Later in Section 4.2.4, we show how
the proposed algorithm can be modified to instead compute the top-k aggressors’
elimination set. The desired set of top-k aggressors is iteratively computed in a
bottom-up manner using implicit enumeration. During the ith iteration (i < k),
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a super-set of all aggressor sets of cardinality i (defined as Listi) is constructed.
Elements of Listi can potentially be a subset of the desired set of top-k aggressors,
and the Listi is generated for all values of i from one through k. Finally, the set of
aggressors in Listk which results in the maximum delay noise is reported as the set
of top-k aggressors. The enumeration of aggressor sets in Listi (in the i
th iteration)
is based on two key concepts:
First, we use pseudo-input aggressors to model the shift in a victim transition
due to the coupling noise on the transitive-fanin cone of the victim driver. This
allows us to model all aggressors coupled to the transitive-fanin cone of a victim by
using pseudo-input noise envelopes that are similar to the noise envelopes of primary
aggressors. Hence, if Listi is computed at the input of a victim driver, then the Listi
can be propagated to the victim net by using these pseudo-input aggressors. Hence,
we can efficiently partition the problem by propagating Listi to every node of the
circuit in a topological order.
Second, we use the concept of dominance to aggressively prune the solution search
space. The dominance property imposes a partial ordering on the aggressors of a
victim. If the noise envelope N1 of aggressor a1 entirely encompasses the noise
envelope N2 of another aggressor a2, then the delay noise due to N1 is never less
than that of N2. Therefore, while computing the top-1 aggressor set, aggressor a1
will be chosen as compared to a2. In other words, aggressor a1 dominates aggressor
a2. This dominance property can easily be extended to pseudo-input aggressors and
higher-order aggressors. Note that dominance-based pruning dramatically improves
runtime for large values of k. We will describe the concepts of pseudo-input aggressors




Delay noise propagated from the input of a victim driver affects the alignment of
the downstream victim nets with their respective primary aggressors. Therefore, the
set of top-k aggressors for a victim net may comprise of the primary aggressors and
the aggressors coupled to its fanin-cone. A brute-force approach to compute the set
of top-k aggressors for a victim would be
• Select p (p < k) aggressors coupled to the transitive-fanin cone of the victim,
and compute the delay noise that is propagated to the victim.
• Select k - p primary aggressors coupled to the victim net. Compute the worst-
case alignment among aggressors and the corresponding delay noise on the vic-
tim.
• Enumerate all possible combinations of aggressor sets for all values of p and
repeat the delay-noise calculations. Finally, we select the set of aggressors that
produces the maximum delay noise on the victim.
Clearly, the brute-force method is prohibitively expensive as there can be numerous
sets of fanin aggressors and cannot be employed for any large circuit. In order to
make the problem tractable, we introduce the concept of pseudo-input aggressors
which allows us to propagate the top-k aggressor sets in a topological order.
The noiseless and noisy input-output transitions of a typical victim net are shown
in Figure 4.3. We know that a noisy victim-input transition leads to a noisy victim-
output transition that can alter the worst-case alignment of the victim with its
primary aggressors. In order to propagate the top-k aggressors’ sets in a topolog-
ical order, we wish to break the dependence of the concerned victim-output tran-














Figure 4.3: Pseudo-input noise envelope.
contributed from the worst-case set of aggressors coupled to the fanin of the vic-
tim with a pseudo-input noise envelope. A pseudo-input noise envelope is defined
as the waveform obtained by subtracting the noiseless-victim transition from the
noisy-victim transition (see Figure 4.3). Using the principle of linear superposition,
the noisy-victim transition can be constructed by appropriately superimposing this
pseudo-input noise envelope with the original noiseless-victim transition. Note that
this pseudo-input noise envelope has a shape that is similar to the noise envelope
obtained from primary aggressors. Due to the circuit layout, the nets present in the
topological fanout of a victim net could become its primary aggressors. The delay
noise induced by such aggressors can be modeled accurately by their pseudo-input
aggressors.
4.2.2 Aggressor Dominance
During the bottom-up enumeration procedure, in the ith iteration (i > 1), we
have several candidate aggressor sets within Listi, which are potential subsets of the
desired set of top-k aggressors. In a naive implementation, the Listi can easily blow
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Figure 4.4: Dominance between the noise envelopes.
up and it is important to keep the cardinality of Listi under check, which is achieved
by using the notion of dominance.
• Dominance: For any victim, if the noise envelope of aggressor A encapsulates
that of any aggressor B, then aggressor A is said to dominate aggressor B.
As shown in Figure 4.4, the noise envelope D dominates the noise envelope C, whereas
neither A or B are mutually dominated. The usefulness of dominance follows from
the following theorem,
Theorem 4.1. Consider two aggressors’ sets P and Q with the same cardinality such
that P dominates Q. A higher-cardinality set of aggressors obtained by adding any
additional aggressor a to Q would never couple a greater delay noise on the victim
than that obtained by adding a to P.
Proof. Given P dominates Q, the noise envelope of P must encapsulate that of Q.
Now, the cumulative-noise envelope P ∪ a, obtained by adding the noise envelopes
of P and a, must at each point in time either encapsulate or be equal to that of
the cumulative-noise envelope Q ∪ a . As the magnitude of noise of Q ∪ a is never
greater that of P ∪ a, the noisy-victim transition obtained by superimposing Q ∪
a with the noiseless-victim transition will always have a higher (lower) voltage for a
rising (falling) victim transition than P ∪ a. Therefore, the noisy victim t50 of Q ∪
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a must always be earlier than that of P ∪ a. Consequently, the delay noise of P ∪
a is always larger than that of Q ∪ a.
Consequently, we do not need to propagate dominated aggressor such as aggressor
C (as shown in Figure 4.4), since we can always replace it by aggressor D which
produces a higher delay noise. This observation naturally leads to the creation of
irredundant lists, defined as:
• Irredundant Lists: If Listi be the list of all possible aggressor sets each having
cardinality i, then the Irredundant List (I-Listi) is a subset of Listi, such that
all aggressor sets x ∈ I-Listi are not dominated by any aggressor set y ∈ Listi.
In other words, I-Listi consists of all sets of non-dominated aggressors of cardinality
i. The fact that the desired set of top-k aggressors is a subset of I-Listk, reduces our
search space significantly.
Finally, we show how the dominance property can be applied to the aggressor
noise envelopes. We first identify a time interval, referred to as the dominance
interval, within which a noise envelope has to encapsulate another noise envelope
for the dominance relationship to hold. The lower bound of the dominance interval
is the t50 of noiseless victim, since a noise envelope that ends before the t50 will
not induce any delay noise. For the other boundary of the dominance interval, we
compute an upper bound on the delay noise by performing standard noise-analysis
by assuming all aggressors to have infinite timing windows. In practice, we find
that a large number of noise envelopes dominate each other within the dominance
interval, thereby reducing the search space significantly.
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4.2.3 Algorithm to Compute the Top-k Aggressors’ Addition Set
In this subsection, we explain the algorithm for computing the top-k aggressors’
addition set. For a desired value of k, the goal of the algorithm is to construct the
irredundant lists I-Listk at the sink node by performing implicit enumeration. In
the ith enumeration step of the algorithm, we compute the corresponding I-Listi
by operating on the I-Listi−1 computed in the previous step. Using the concept of
pseudo-input aggressors and Theorem 4.1, we can propagate the irredundant lists
through the circuit in topological order to obtain the desired irredundant list at the
sink node of the circuit. The top-k aggressors’ addition set is the set which belongs
to I-Listk and produces the maximum delay noise. The pseudo-code of the proposed
algorithm to compute the top-k aggressors addition set is given below.
Compute top-k aggressors’ addition set(k)
1 for i← 1 to k
2 for every victim net (in topological order)
3 Create Listi by {
4 Adding a non-dominated primary aggressor to each set of I-Listi−1 ;
5 Adding a pseudo-input aggressor of cardinality i ; (For multiple-input gates,
pick the one resulting in the latest victim-output arrival time)
6 Adding non-dominated higher-order aggressors of cardinality i ;
7 }
8 I-Listi ← Listi (using Theorem 4.1) ;
9 Find the aggressor set aggwc ∈ I-Listi having the maximum delay noise ;
10 Propagate aggwc as the pseudo-input aggressor of cardinality i ;



















Figure 4.5: Partial ordering between noise envelopes.
For ease of understanding, we explain the steps of algorithm in more detail using
an example (as shown in Figure 4.5). In the Figure 4.5, we have two victim nets v1
and v2, with v1 being the input to the driver of v2. Victim v1 is coupled to four
primary aggressors a1-a4, and similarly v2 is coupled to aggressors b1-b4. Running
traditional noise-analysis, we obtain the timing windows and the noise envelopes of
all the primary aggressors on each victim net. The partial ordering on the noise
envelopes of the aggressors based on the dominance is also shown in Figure 4.5,
where aggressor a1 dominates all the other primary aggressors (i.e., a2, a3, a4 ), and
b1 dominates all primary aggressors (i.e., b2, b3, b4 ). In the first step, we would like
to find all non-dominated aggressors of cardinality one. Since v1 is a primary input,
it has no pseudo-input aggressors. The irredundant list of cardinality one (I-List1)
has one set of aggressors {(a1 )} (as shown in Table 4.1).
For victim v2, we propagate only aggressor a1 as a pseudo-input aggressor, since it
is the only aggressor present in I-List1 for v1. If the victim driver had multiple inputs,
then we would compute the set of top-k aggressors for each input independently, and
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Table 4.1: Creating higher-order irredundant sets.
Irredundant list for v1 Aggressor sets for v2 Irredundant list for v2
k=1 (a1) (a1) (b1) (a1) (b1)
k=2 (a1, a2) (a1, a3) (a1, b1)(b1, b2) (a1, b1)(b1, b2)
















(a1, a2, a3)(a1, a2, a4)
select the one resulting in the maximum victim-output arrival time. In the example,
the pseudo-input aggressor a1 is not dominated by aggressors b1-b4. Hence, I-List1
for victim v2 includes two aggressor sets {(a1), (b1)}.
Now, I-List2 for victim v1 can be computed by the explicit enumeration of all
possible pairs of aggressors coupled to v1 and its transitive-fanin cone. However, a
more effective approach is to reuse the information from the previous irredundant
list (i.e., I-List1). In the example, both sets (a1,a2 ) and (a1,a3 ) are added to the
I-List2 for the victim v1. Using Theorem 4.1, we can ignore dominated sets such
as (a2, a4 ). I-List2 for victim v2 is computed by first adding aggressor b2 to each
set in I-List1. Next, we add the pseudo-input aggressors of cardinality two. The
set of non-dominated aggressors propagated from v1 is {(a1,a2 ), (a1,a3 )}. Finally,
we account for the aggressors having an order two (i.e., whose timing window has
increased due to one additional aggressor, e.g., b21). Note that the noise-envelope
height of an aggressor with order two is the same as its order one counterpart.
However, the width of the noise envelope increases as it has a larger timing window
due to delay noise. In this example, using the property of dominance, we find that
b21 dominates every other order two aggressor and is added to I-List2. Note that
at this point, I-List2 for v2 contains five entries (see Table 4.1). However, some
of these entries may dominate each other and can therefore be reduced further as
shows in the right-most column of Table 4.1. Similarly, we generate the I-List3 by
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operating on I-List2. Similarly, we repeat the procedure for k iterations to finally
obtain the I-Listk at the sink node. We then superpose the noise envelopes from
all the aggressor sets present in I-Listk of the sink node with the latest occurring
noiseless-victim transition at the sink node. The set of top-k aggressors is the one
that belongs to I-Listk of the sink and results in the worst-case delay noise.
4.2.4 Algorithm to Compute the Top-k Aggressors’ Elimination Set
In this section, we explain how the analysis for finding the top-k aggressors’ ad-
dition set can be easily modified to find the top-k aggressors’ elimination set. For
the latter, we first assume that all aggressors are present in the circuit couple noise,
and we wish to find the set of top-k aggressors such that fixing them will reduce the
delay noise by a maximum amount. The key difference in both algorithms is that for
the top-k aggressors’ addition set, we start with noiseless timing windows and for the
the top-k aggressors’ elimination set, we start with noisy timing windows. Therefore,
the noise envelopes of all primary aggressors are expanded as their timing windows
account for delay noise. The dominance property remains the same, and irredundant
lists of aggressor sets are computed in a similar manner. However, when superposing
the noise envelopes, we want to reduce the delay noise in the design. Hence, we first
define a total noise envelope obtained by adding up the noise envelopes from all the
aggressors with their largest timing windows, such that it results in the maximum
delay noise in the circuit. The superposition of the noise envelopes from the aggressor
sets can be performed as follows: (1) subtract the noise envelope from the total noise
envelope, (2) superpose the resulting envelope with the noiseless-victim transition,
and (3) select the set that results in the smallest delay noise. The overall algorithm
functions in a similar manner and the top-k aggressors’ elimination set is selected
from the I-Listk of the sink node such that it results in the minimum circuit delay.
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4.3 Experimental Results
In this section, we show experimental results of the proposed top-k aggressors’
addition and elimination algorithm by using a prototype noise-analysis tool imple-
mented in C++. A 130nm standard-cell library was used for synthesis and technology
mapping of the LGSynth91 benchmark circuits [1], whose circuit sizes vary between
50-3000 gates. The Cadence Silicon Ensemble tool was used to perform the place-
and-route with a target utilization of 80% and using up to three metal layers. The
Mentor Graphics Calibre tool was used to extract the parasitic coupling and ground
capacitances for the nets in the design.
A brute-force algorithm, as explained earlier in Section 4.2.1, was also imple-
mented to verify the accuracy of the proposed algorithm. However, the enormous
complexity of the brute-force algorithm resulted in its failure to generate the top-k
aggressors’ sets for k > 3 in 1800 seconds for the even smallest circuit i1. In com-
parision, the proposed algorithm was able to generate the set of top-50 aggressors
with a tractable runtime for all benchmark circuits. As shown in Table 4.2, for val-
ues of k < 3, the set of top-k aggressors computed by the algorithm was consistent
with that obtained by the brute-force method. Note that the proposed enumeration
approach leads to a significant speed-up over the brute-force approach.
Figure 4.6 plots the circuit delay of the benchmark circuit i10 as a function of the
Table 4.2: Validation of the proposed approach with brute-force enumeration for circuit i1.
Brute-Force Enumeration Top-k Elimination set
k ckt delay (ns) runtime (s) ckt delay (ns) runtime (s)
1 0.743 0.12 0.743 0.01
2 0.722 9.65 0.722 0.01
3 0.709 621.4 0.709 0.02
4 - - 0.703 0.06
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Figure 4.6: Plot of circuit delay versus k for circuit i10.
number of top-k aggressors for both the top-k aggressors’ addition and elimination
sets. It can be seen that the top-50 aggressors’ addition set accounts for about 66%
of the circuit delay noise. Also, out of a total of 18,000 aggressors, fixing those
aggressors that belong the top-50 aggressors’ elimination set leads to about 18%
Table 4.3: Delay and runtime results for computing the top-k aggressors’ addition set.
Circuit Circuit Delay (in ns) Runtime (in s)
characteristics
ckt # # # no k= k= k= k= k= k= no k= k= k= k= k= k=
gates nets caps agg. 5 10 20 30 40 50 agg. 5 10 20 30 40 50
i1 59 46 232 .452 .466 .480 .499 .520 .527 .534 .01 .01 .01 .06 .32 .65 .89
i2 222 221 706 .582 .604 .636 .667 .696 .711 .726 .01 .05 .15 .48 .81 1.44 1.68
i3 132 126 551 .413 .428 .444 .459 .489 .504 .521 .01 .02 .08 .17 .46 .73 1.12
i4 236 230 1181 .661 .674 .689 .716 .743 .764 .779 .04 .13 .17 .92 1.82 3.64 6.78
i5 204 138 1835 .958 .984 1.01 1.03 1.06 1.08 1.11 .02 .26 .82 2.52 6.86 13.2 15.4
i6 735 668 7298 .861 .898 .924 .960 .971 1.01 1.03 .09 .72 2.36 3.57 4.12 26.1 38.4
i7 937 870 9605 .823 .843 .862 .898 .932 .964 .993 .15 .61 4.12 13.9 19.5 41.8 68.1
i8 1609 1528 10235 1.47 1.50 1.52 1.54 1.57 1.58 1.59 .21 .67 2.37 9.42 16.3 37.1 66.9
i9 1018 955 14140 1.52 1.56 1.59 1.65 1.71 1.75 1.78 .18 .68 3.17 12.1 24.9 43.9 75.6
i10 3379 3155 18318 2.71 2.75 2.78 2.85 2.91 2.94 2.96 .46 .78 4.28 13.8 27.5 55.6 81.5
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Table 4.4: Delay and runtime results for computing the top-k aggressors’ elimination set.
Circuit Circuit Delay (in ns) Runtime (in s)
characteristics
ckt # # # all k= k= k= k= k= k= no all k= k= k= k= k= k=
gates nets caps agg. 5 10 20 30 40 50 agg. agg. 5 10 20 30 40 50
i1 59 46 232 .546 .521 .513 .489 .465 .456 .453 .452 .01 .01 .02 .15 .49 .79 1.12
i2 222 221 706 .743 .695 .671 .649 .633 .625 .621 .582 .03 .07 .20 .71 1.38 2.47 3.13
i3 132 126 551 .529 .471 .453 .438 .431 .427 .421 .413 .03 .07 .10 .29 .71 1.24 1.93
i4 236 230 1181 .801 .763 .746 .716 .712 .702 .697 .661 .04 .15 .21 1.15 2.47 4.19 7.63
i5 204 138 1835 1.21 1.11 1.09 1.04 1.01 1.00 1.00 .958 .04 .46 .97 3.42 7.31 13.2 18.7
i6 735 668 7298 1.05 .976 .960 .955 .949 .936 .921 .861 .16 .62 2.2 4.29 12.5 28.5 42.5
i7 937 870 9605 1.12 1.09 1.06 1.05 1.04 1.04 1.02 .823 .20 .69 4.2 14.8 25.4 47.2 71.5
i8 1609 1528 10235 1.64 1.61 1.59 1.58 1.57 1.55 1.54 1.47 .24 .72 3.6 12.5 21.7 42.7 79.3
i9 1018 955 14140 1.84 1.81 1.80 1.78 1.77 1.76 1.75 1.52 .31 .78 3.6 13.4 26.4 41.8 75.9
i10 3379 3155 18318 3.09 3.05 3.04 3.03 3.03 3.02 3.02 2.71 .41 1.2 5.4 16.4 34.6 62.8 91.4
reduction in the circuit delay noise.
The circuit delay and runtime results obtained as a function of k for both al-
gorithms are shown in Tables 4.3-4.4. Although the worst-case complexity of the
proposed algorithm is exponential, in practice due to the efficient pruning of search
space, the runtime of the algorithm grows at a smaller rate. In fact, the set of top-50
aggressors is computed for all benchmark circuits in less than 100 sec.
4.4 Summary
In this work, we introduced the concept of top-k aggressors for fixing noise viola-
tions. The problem of computing the top-k aggressors’ set is nontrivial and a naive
brute-force implementation leads to impractical runtime. We proposed the concept
of a pseudo-input aggressor that allows us to propagate the candidate set of top-k
aggressors in an organized manner. Furthermore, we proposed the dominance of
noise envelopes which imposes a partial ordering on the aggressors and enables us
to efficiently prune the enumeration space. We implemented an implicit enumera-
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tion algorithm for identifying the set of top-k aggressors. Experimental results show
that the proposed algorithm achieves a significant speed-up without compromising
accuracy over the brute-force enumeration approach.
CHAPTER V
Modeling Crosstalk in Statistical Static Timing Analysis
Imprecise control of lithography equipment and channel doping can lead to a sig-
nificant variability of the device dimensions and threshold voltages. In nanometer
process technology , variability in manufacturing process has not scaled commensu-
rate with the device dimensions. Consequently, variability of circuit performance has
been rapidly increasing as we continue to shrink the device dimensions. To account
for variability in the timing verification of the circuit, we can perform traditional
static timing analysis (STA) at multiple process, voltage and temperature (PV T )
corners. However, with an increase in variability, the number of corners needed to
accurately model the circuit performance has grown rapidly. Therefore, statistical
static timing analysis (SSTA), which models gate delays and circuit performance
as random variables with a probability distribution function (PDF ), has emerged
as an efficient alternative to corner-based STA. Most of the techniques proposed in
SSTA can be classified as either path based or block based. Path-based SSTA algo-
rithms [5, 53] compute the delay distribution of the critical paths in the circuit, and
accurately preserve the correlation information between paths. However, path-based
approaches suffer from an explosion in the total number of paths that have to be
enumerated. On the other hand, block-based SSTA [4, 19, 72] requires only a single
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PERT-like traversal of the circuit graph and is more efficient than path-based SSTA.
Scaling of device dimensions has also led to a considerable reduction in gate delays.
However, due to less aggressive interconnect scaling, wire delays have not reduced in
proportion to gate delays, and wire delays, especially the global-interconnect delays,
now contribute significantly to the total circuit delay. Due to capacitive coupling
between wires, wire delay depends on the switching activity of neighboring wires.
As the spacing between wires continues to shrink, the magnitude of the coupling
capacitance increases and dominates the wire ground capacitance. Therefore, the
magnitude of noise that is coupled on a victim net due to switching transitions of
aggressor nets has become significant. If the aggressor-victim pair switch in the same
direction, then the coupling noise can speed up the victim transition and reduce the
victim-stage delay. On the other hand, if the aggressor-victim pair switch in mutually
opposite directions, then the coupling noise can slow down the victim transition and
increase the victim-stage delay. This change in the victim-stage delay due to coupling
noise is referred to as delay noise and it contributes to a significant portion of the total
circuit delay. Therefore, accurate modeling of delay noise is necessary for accurate
timing analysis of VLSI circuits.
It has been observed that delay noise strongly depends on the aggressor-victim
input skew or the difference between arrival times at the inputs of aggressor-victim
drivers. Process variations translate into delay variations, and the delay variability
of upstream gates translates into uncertainty in the arrival times at the input of
aggressor-victim drivers. Therefore, due to variability in aggressor-victim input skew,
delay noise can no longer be treated as a deterministic quantity. Sources such as the
aggressor-victim interconnect variation also contribute to variability of the delay
noise. However, a majority of the timing-analysis techniques used today model the
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delay noise on the victim as a deterministic quantity.
In [37], the overlap between the aggressor-victim timing windows, was used to
identify whether the aggressor can couple noise on the victim. In block-based SSTA,
however, the end points of statistical timing windows are random variables obtained
by performing recursive max and min atomic operations in a topological order. In
[48], the authors extend the above idea to SSTA by expanding the nominal timing
window by 3σ on both sides, where σ is the standard deviation of early and late arrival
times. Overlap between the expanded timing windows of the aggressor-victim pair
is used to identify whether noise is coupled on the victim net. Since, the worst-case
delay noise is applied whenever the expanded windows overlap, the above technique
leads to a pessimistic estimation of delay noise.
The mutual dependence of delay noise and timing windows leads to a chicken-
and-egg problem. However, in [68] the authors propose an iterative approach for
crosstalk-aware SSTA as a fixpoint solution on a lattice and theoretically proved its
convergence. In [71], the coupling capacitance is modeled as a random variable which
depends on the skew between aggressor-victim arrival times. In [45], the authors
provide a closed-form expression for computing the PDF of delay noise given the
aggressor-victim input arrival-time distributions. However, delay noise was assumed
to be independent of the input arrival-time distributions and no correlation informa-
tion of the delay noise was preserved. The lack of correlation information makes it
difficult to integrate the delay-noise distribution accurately into SSTA tools.
A canonical first-order model was used in [19, 72] to capture the first-order sen-
sitivities of delay to the normally distributed sources of variation and preserve the
correlation information among all timing quantities. In this work, we show how the
first-order SSTA framework can be extended to accurately capture the variation in
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delay noise. We model the statistical delay-noise distribution as a random variable
and express it in the canonical form by computing its first-order sensitivities to the
variation sources. Given a Delay Change Curve (DCC) that captures the dependence
of delay noise on the aggressor-victim input skew and an input-skew distribution in
canonical form, we obtain closed-form expressions of the resulting delay-noise dis-
tribution. To compute the noisy victim-output arrival time, we must add the delay
noise to the noiseless victim-output arrival time. We express delay noise in the
canonical form by matching the first two moments and computing the correlation
information. Since delay noise and victim-output arrival time are both expressed
in canonical form, we can use the statistical sum operation to compute the noisy
victim-output arrival time.
In this chapter, we propose the use of a statistical skew window whose end points
are obtained by subtracting the end points of the aggressor-input timing window
from the late victim-input arrival time. Using the skew window and the DCC, we
analytically obtain the delay-noise distribution in canonical form. We propose to
fragment the skew window into smaller segments to further reduce pessimism in our
analysis. Using the fragmented skew window and the DCC, we then obtain the
distribution of delay noise. The proposed technique matches well with Monte-Carlo
simulations, and we observe a significant reduction in pessimism compared to prior
approaches which do not model delay noise as a statistical quantity. The rest of the
chapter is organized as follows: In Section 5.1, we analyze the problem of computing
the delay-noise distribution in the presence of process variations. In Section 5.2, we
present an analytical technique to compute the delay-noise distribution in canonical
form, given a single aggressor-victim input-skew distribution and a DCC. In Section
5.3, we extend the analytical technique such that statistical-delay noise computation
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can be performed within the SSTA framework with statistical timing windows. In
Section 5.4, we present experimental results, and in Section 5.5 we conclude this
chapter.
5.1 Problem Description
In this section, we examine the problem of modeling the delay-noise distribution
in the presence of process variations. The amount of delay noise coupled to a victim
by an aggressor depends on several factors such as the aggressor-victim slew rates,
the driver strengths, the coupling and the ground capacitances, and the input skews.
Also, an aggressor can couple noise only when its transition is temporally close to the
victim transition. Therefore, the magnitude of delay noise strongly depends on the
aggressor-victim input skew. The HSPICE simulation plot in Figure 5.1 shows the
delay noise as a function of the input skew and is referred to as the Delay Change
Curve (DCC). The DCC can be derived by either using SPICE based methods
[64] or using analytical methods [7] where the coupling-noise pulse on the victim is
approximated by a two piece model, and the DCC is obtained analytically by curve-
fitting techniques. Process variation leads to uncertainty in signal arrival times at
the aggressor-victim inputs. Therefore, delay noise, which is a function of the input
skew, is no longer deterministic. However, a majority of statistical timing analysis
techniques model the worst-case delay noise as a deterministic quantity and can often
lead to pessimistic results.
The goal of this work is to model delay noise in current SSTA framework where
delays are expressed in a canonical form,
(5.1) d = d0 +
N∑
i=1
si · pi + sN+1 ·R,
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Figure 5.1: Delay change curve captures the dependence of delay noise on input skew.
where d0 is the nominal delay, si is the sensitivity of delay to the process parameter
pi which is a standard normal random variable, R is the random component of the
delay-noise distribution and is also a standard normal random variable. Principal
Component Analysis (PCA) can be used to transform the set of process parame-
ters into a set of mutually independent normal random variables. The early and
late arrival-time distributions are propagated by performing statistical min and max
operations recursively in a topological order [19, 72].
In Chapter 2, it was shown that the worst-case delay noise occurs when the
victim-input transition occurs at the latest point in its timing window. Therefore,
for computing the worst-case delay noise, we are only interested in the distribution of
late victim-input arrival time. Given the statistical timing window at the input of the
aggressor, we subtract the early and late aggressor-input arrival-time distributions
from the late victim-input arrival-time distribution to obtain the skew window (as
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Figure 5.2: Skew window obtained by subtracting the early and late aggressor-input arrival times
from the late victim-input arrival time.
DCC, we derive closed-form expressions for the mean and variance of the delay-
noise distribution.
Note that the use of a single skew window can lead to pessimistic bounds on
the delay-noise distribution. Therefore, we propose to divide the skew window into
smaller segments to further reduce the amount of pessimism in our analysis. Since
delay noise strongly depends on the input skew, in this work, we model the dominant
source of variation that is variability in the input skew. Other sources such as
variation in the aggressor-victim interconnects also contributes to variability of the
delay noise. However, their contribution to delay-noise variability can be very small.
For instance, it has been reported in [6], that interconnect variation causes only a 10%
(3σ/µ) variability in the peak of the coupling-noise pulse. Also, in [45] the authors
show that variability in delay noise due to other sources of variation can be assumed
to be independent of the input-skew distribution, without loss of accuracy. Therefore,
in this work we focus on the dominant source of variation in delay noise that is the
variation in the input-skew distribution. Also, the chicken-and-egg problem occurring
due to the mutual dependence of delay noise and timing windows can be solved using
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iterations [68]. Hence, in this work we focus on accurately modeling the delay-noise
distribution on the victim within a single iteration of the delay-noise computation.
5.2 Statistical-Delay Noise
In this section, we analytically compute the delay-noise distribution in canonical
form, given a single input-skew distribution in canonical form and a quadratic model
of the DCC. We first show that the relative ratios’ of the sensitivities of delay-noise
distribution is the same as that of the input-skew distribution. We then obtain
closed form expressions for computing mean and standard deviation of delay-noise
distribution. The results obtained in this section will be used later in Section 5.3
to compute the worst-case delay noise in SSTA framework where we have statistical
skew windows.
5.2.1 Correlations in Delay Noise
As delay noise depends on input skew, the delay-noise distribution is correlated
with the input-skew distribution. In this subsection, given a quadratic DCC model,
we show that the correlations in the input-skew distribution are preserved in the
delay-noise distribution. This fact allows us to represent the delay-noise distribution
in a canonical form. Delay-noise distribution in canonical form preserves the neces-
sary correlation information and can easily be integrated in traditional block-based
SSTA methods.
Theorem 5.1. Given a quadratic DCC and an input-skew distribution in canonical
form, the relative ratios’ of the sensitivities of delay-noise distribution to process
parameters is the same as that of the input-skew distribution.
Proof. Without loss of generality, we assume an input-skew distribution s,
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(5.2) s = s0 + s1 · x1 + s2 · x2,
having a mean s0 and sensitivities s1 and s2 with respect to x1 and x2. Since x1 and
x2 are independent and standard normal random variables, they have unit variances
and zero cross-correlation.
The covariance of the input-skew distribution s with process parameter x1 can be
calculated as follows,
Cov(s, x1) = E[s− s0, x1]
= E[s1 · x21 + s2 · x1 · x2]
= s1.(5.3)
where E[·] is the expectation operator. The delay noise obtained from the DCC has
a quadratic dependence on the input skew s,
(5.4) d = a · s2 + b · s+ c.
It is well-known that the odd moments of a standard normal random variable are
zeros and the even moments evaluate to one. The mean of the delay-noise distribution
(d) can be calculated as,
(5.5) d0 = E[d] = a · (s20 + s21 + s22) + b · s0 + c.
The covariance with parameter x1 can be calculated as,
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Cov(d, x1) = E[d− d0, x1]
= E[a · s21 · x31 + a · s22 · x22 · x1 + 2a · s1 · s2 · x21 · x2
+ (2a+ b) · (s1 · x21 + s2 · x2 · x1)].
(5.6)
Since x1 and x2 are independent, the expectation of cross-product terms containing
x1 · x2 is zero. Also, the odd moments of a standard normal random variable are
zeros and the even moments evaluate to one. Therefore, the cross-correlation terms
all evaluate to zeros,
E[x21 · x2] = E[x21] · E[x2] = 1× 0 = 0,
E[x1 · x2] = E[x1] · E[x2] = 0× 0 = 0,




Using the linearity of expectation operator and the above result, we can simplify the
expression of the covariance terms of Equation 5.6,
(5.8) Cov(d, x1) = (2a+ b) · s1.
Note that the covariance of the delay noise obtained in Equation 5.8 is the same as
the covariance of input-skew distribution obtained in Equation 5.3 multiplied by a
constant factor (i.e., 2a + b). Performing a similar analysis with process parameter
x2, we obtain the following,
(5.9) Cov(d, x2) = (2a+ b) · s2.
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Since the covariance of delay noise with respect to process parameters are a scaled












Since the ratios between covariance terms of the canonical delay-noise distribution
and the input-skew distribution remains constant, the correlation information in the
input skew is preserved in delay noise. Note that this result is independent of the
number of process parameters considered in the input-skew distribution as every
covariance is scaled by the same factor.
Given an input-skew distribution and a quadratic DCC, using Theorem 5.1 we
can obtain the correlations of the delay-noise distribution. To express the delay-noise
distribution in canonical form, we only need to compute the mean and the standard
deviation of the delay-noise distribution.
5.2.2 Canonical Delay-Noise Distribution
In this subsection, given a quadratic model of the DCC and the input-skew dis-
tribution in canonical form, we analytically compute mean and standard deviation
of the delay-noise distribution. Suppose that the input-skew distribution is given by
Equation 5.2. Since the process parameters are normal random variables, the input-
skew distribution fs is therefore normally distributed with mean µ and standard
deviation σ given by,










Suppose that the piece-wise quadratic DCC has the following functional form,
(5.12) dcc =

0, s < z0,
a1s
2 + b1s+ c1, z0 ≤ s ≤ z1,
a2s
2 + b2s+ c2, z1 ≤ s ≤ z2,
0, s > z2.
Since the delay noise is a function of only the input skew and the functional
dependence is captured by the DCC, we can appeal to the basic theory of probability





















b22 − 4a2(c2 − s)).(5.14)
Note, that the delay-noise distribution obtained in Equation 5.13 is not necessarily
gaussian. However, as observed in [45], the delay-noise distribution behaves like a
normal distribution when the variance σ2 of the input-skew distribution is small
and the mean µ falls on the linear part of the DCC. Using the PDF of delay
distribution from Equation 5.13, it is possible to compute the first and the second
moments of the delay-noise distribution in closed form (refer to Appendix B). The
delay-noise distribution in the canonical form can finally be constructed by matching
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the first two moments of delay-noise distribution. Correlations of the delay-noise
distribution are assigned by using the sensitivities of the input-skew distribution to
process parameters.
5.3 Delay Noise in SSTA
In the previous section, we obtained closed-form expressions for the mean and
variance of the delay-noise distribution given a single input-skew distribution. It
was also observed that the correlations in the input skew are preserved in the delay-
noise distribution. However, in block-based SSTA framework, we no longer have
a single skew distribution at the input of the victim driver that can be used to
compute the delay-noise distributions. Instead, we have statistical timing windows
at every node where the early and late arrival times are canonical distributions
obtained by performing statistical min and max operations, respectively. In this
section, we propose the use of a statistical skew window for computing the delay-
noise distribution. To further reduce pessimism in our analysis, instead of using a
single skew window, we propose the use of multiple smaller statistical skew windows.
We look at the computation of a skew window for an aggressor-victim pair, and
explain how it can be used to compute the corresponding delay-noise distribution.
5.3.1 Delay-Noise Distribution using Skew Window
In chapter 2, it was shown that regardless of the aggressor transition, the worst-
case delay noise occurs when the victim-input transition occurs at the latest point
in its timing window. In other words, adding the worst-case delay noise to the latest
victim-input arrival time will result in the maximum slow-down (increase in the
victim-output timing window). Therefore, for computing the worst-case delay noise,
we are only interested in the distribution of late victim-input arrival time. Given the
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Figure 5.3: Delay change curve in piece-wise quadratic form.
statistical timing window at the input of the aggressor, we subtract the early and
late aggressor-input arrival-time distributions from the late victim-input arrival-time
distribution to obtain the skew window. The arrival-time distributions of end points
of the skew window are referred to as early and late skew distributions.
The arrival times are normal random variables in canonical form. Note that the
mean of the difference of the two normal distributions is given by the differences in
their individual means. Therefore, the skew window that was obtained by using the
early and late arrival times of the aggressor bounds the mean of any feasible input-
skew distribution. This observation is true because there exists no aggressor-input
arrival-time distribution whose mean is greater than the mean of the late arrival-
time distribution, or less than the mean of early arrival-time distribution. Since we
always use the late victim arrival-time distribution to compute the skew window, we
conclude that the mean values of all feasible skew distributions must lie within the
skew window.
We look at how the skew window can be used to compute the delay-noise distri-
bution. As shown in Figure 5.3, the skew window can align with the DCC in three
different ways. Case A occurs when the mean of late-skew distribution is less than
the worst-case skew value of the DCC ( i.e., z1 ). Case B occurs when the mean
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of late-skew distribution is greater than z1 and the mean of early-skew distribution
is less than z1. Lastly, Case C occurs when the mean of early-skew distribution is
greater than z1. Since any skew distribution which lies within the skew window is
feasible, for Case B, the delay noise is modeled by its worst-case value (dmax). Note
that in Case A, the DCC is an increasing function of skew. Hence, for any feasible
skew distribution with a variable mean and fixed variance, the corresponding mean
of the delay-noise distribution will increase as we shift the mean of input-skew dis-
tribution to the right. Therefore, the mean of the delay-noise distribution will be
maximized when the mean of the feasible skew distribution coincides with that of the
late-skew distribution. Using the above fact, we propose to use the analytical results
from Section 5.1 and the late-skew distribution to compute the delay-noise distribu-
tion in canonical form. Similarly, for Case C, we use the early-skew distribution to
obtain the delay-noise distribution. Thus, given the statistical timing windows from
block-based SSTA, we can analytically compute the delay-noise distribution. Also,
since the delay-noise distribution is computed in the canonical form, we can use sta-
tistical sum operation and add it to the late victim-output arrival-time distribution
to obtain the noisy output arrival-time distribution.
5.3.2 Multiple Skew Windows
Delay-noise computation by using the skew window assumes a worst-case delay
noise for the Case B. This worst-case assumption could prove to be pessimistic,
especially when there are only a few paths terminating at the input of the aggressor.
For every path that terminates on the aggressor, we obtain a corresponding skew
distribution by subtracting the path-delay distribution from the late victim-input
arrival-time distribution (as shown in Figure 5.2). As pointed out earlier, the mean
values of each of these skew distributions is bounded by the skew window. Suppose
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we arrange the skew distributions in the order of increasing mean. If the number
of paths terminating on the aggressor are small, then it is possible that there is
a significant gap between the means of two consecutive paths. Under such circum-
stances, the probability of the occurrence of the worst-case delay noise can be reduced
considerably.
Instead of using a single skew window, we propose using multiple skew windows
[23] as a technique to reduce the amount of pessimism in the computation of delay-
noise distribution. Suppose we fragment the single skew window, which starts at the
mean of early-skew distribution and ends at the mean of the late-skew distribution,
into five smaller skew windows. If we have a path whose mean delay falls within any
of the five smaller skew windows, then we assign the path to that particular skew
window. In other words, the mean of the path distribution is bounded by the smaller
skew window. Therefore, the end points of the smaller skew window are characterized
by the path delay distribution. These smaller skew window can be used exactly in
the same manner as earlier (i.e., Case A, Case B and Case C ). This approach of
using multiple skew windows allows us to identify those cases where the worst-case
skew is not feasible due to fewer number of paths terminating on the aggressor.
5.4 Experimental Results
In this section, we will show experimental results that verifies the accuracy and ef-
fectiveness of our proposed approach for modeling the delay-noise distribution. The
accuracy of the analytical results for computing mean and standard deviation of
the delay-noise distribution is first verified against those obtained from Monte-Carlo
simulations in Figure 5.4. A normal input-skew distribution is assumed whose stan-
dard deviation is fixed at 10ps and whose mean is varied from −50ps to 200ps. The
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Figure 5.4: Comparison of analytical delay-noise distribution with that obtained from Monte-Carlo
simulations.
mean and the standard deviation of the delay-noise distribution was computed using
the DCC in Figure 5.1 and the analytical results from Section 5.2. The accuracy
of the results are verified against Monte-Carlo simulations by using 10,000 different
samples of the input-skew distribution. As expected, the mean and standard devia-
tion values computed analytically matches very closely with that predicted from the
Monte-Carlo simulations. Also, it can be seen that the mean delay-noise peaks when
the input skew is aligned at the worst-case skew value of 30 ps (see Figure 5.1).
5.4.1 Results on Benchmark Circuits
A 130 nm standard-cell library was used for synthesis and technology mapping of
LGSynth91 benchmark circuits [1]. The designs were placed-and-routed by using the
Cadence Silicon Ensemble tool with a target row utilization of 80% and using up to
three metal layers. The distributed RC interconnects were extracted by using Mentor
Graphics Calibre tools. A prototype noise-analysis tool was implemented in C++,
which used the extracted coupling-capacitances values to compute the delay noise in
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Mean Std. Dev. Mean Std. Dev.
i1 458.56 12.59 678.7 11.9 576.1 11.3 554.6 11.50
i2 595.14 20.1 891.2 18.8 743.75 19.8 718.8 19.97
i3 445.4 3.93 659.1 3.63 564.1 2.94 543.9 3.68
i4 683.2 14.32 979.5 15.5 852.5 14.52 818.9 14.64
i5 780.9 5.48 1234.9 7.54 979.1 6.95 932.0 6.92
i6 734.4 18.5 1347.4 12.1 968.31 7.42 916.4 6.64
i7 701.5 28.7 1344.5 28.4 964.1 14.1 911.1 14.7
i8 836.2 25.4 1253.3 22.8 1052.3 23.2 998.3 21.4
i9 1047.3 44.78 1677.5 44.9 1251.7 47.8 1182.5 47.96
i10 2424.4 65.15 3136.2 58.7 2640.2 61.15 2558.8 61.25
the circuit. For every aggressor-victim pair, the DCC were analytically generated
on the fly. Process variations were modeled by assuming a 3σ/µ variability of 30%
in the gate lengths of the aggressor-victim drivers.
In Table 5.1, we show the circuit-delay distribution obtained by incorporating
coupling noise in block-based SSTA. Columns 2 and 3 report the mean and standard
deviation of the nominal circuit delay obtained when there is no coupling noise.
Columns 4 and 5 report the worst-case circuit delay obtained by using the ap-
proach suggested in [48] and assuming worst-case delay noise whenever the statistical
aggressor-victim timing windows overlap. Note that the circuit delay obtained by
using the worst-case analysis can be very pessimistic, e.g., the mean circuit delay of
the largest benchmark circuit i10 increases by about 29% compared to the mean of
the nominal circuit-delay distribution with no coupling noise.
Columns 6 and 7 report the circuit-delay distribution obtained by modeling the
statistical delay-noise distribution using the proposed approach with a single statisti-
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cal skew window. The proposed approach results in a significant pessimism reduction
compared to worst-case noise analysis. For instance, the percentage increase in mean
of the circuit-delay distribution for circuit i10 is less than 9% of its nominal circuit
delay. In the last two columns, we see that the use of ten smaller skew windows
instead of a single skew window leads to a further reduction in the mean of the
circuit-delay distribution. With the usage of smaller skew windows, the percentage
increase in the mean of the circuit-delay distribution for circuit i10 is less than 6% of
the nominal circuit delay. Hence, performing statistical noise analysis with a single
skew window leads to a reduction in the mean circuit delay noise by 69.7% com-
pared to worst-case noise analysis. Furthermore, we obtain an additional reduction
of 11.43% in the mean circuit delay noise by the usage of ten smaller skew windows
for every aggressor. In Figure 5.5, we show a bar chart of the percentage reductions
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Figure 5.5: Percentage reduction in circuit delay noise with statistical noise analysis.
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5.5 Summary
In this work, we model the variability in the delay noise which occurs due to vari-
ability in the aggressor-victim alignment. We analytically compute mean and stan-
dard deviation of the delay-noise distribution. We also proved that, for a quadratic
DCC, the correlations in delay-noise distribution is the same as that of the input-skew
distribution. Using the correlation information and matching the first two moments,
we represent the delay-noise distribution in the canonical form and can be integrated
into statistical timing analysis tools. The accuracy of the analytical results was ver-
ified against Monte-Carlo simulations. It was shown that statistical noise analysis
leads to a significant pessimism reduction compared to worst-case noise analysis.
CHAPTER VI
Pessimism Reduction with Path-Based Statistical Noise
Analysis
We start this chapter by describing in detail the problem of computing the path
delay by accounting for the effects of crosstalk noise. Figure 6.1 illustrates an arbi-
trary signal path in a circuit comprised of cascaded logic gates in between the launch
and capture flip-flops. The amount of time required to propagate a switching tran-
sition from the output of the launch flip-flop to the input of the capture flip-flop is
referred to as the path delay. It can be noted that the path delay can be obtained by
summing together the delays of all the logic gates and the interconnects present in
the signal path. While performing path-based timing analysis, the path delays of all
the critical paths in the circuit are verified to be lesser than the clock-cycle period,
which is derived from the chip frequency. Consequently, a timing violation is flagged
when the path delay is greater than the required clock-cycle period. If any timing
violations are detected, then the circuit designer needs to redesign or fix these paths
such that all the timing constraints are satisfied.
Now, every stage of a signal path could be coupled to crosstalk aggressors. For
instance, in Figure 6.1, the victim net v is coupled to the three aggressors a1−a3. Due
to charge transfer through the coupling capacitances, the switching characteristics

















Figure 6.1: Example of a signal path with coupled aggressors.
crosstalk aggressors. The coupling noise injected by the aggressors can either increase
or decrease the stage delay of the victim depending on the mutual aggressor-victim
switching directions. If the aggressor-victim pair switch in the same direction, then
the coupling noise can speed up the victim transition and reduce the victim-stage
delay. On the other hand, if the aggressor-victim pair switch in mutually opposite
directions, then the coupling noise can slow down the victim transition and increase
the victim-stage delay. This change in the victim-stage delay due to capacitive
coupling is referred to as delay noise. Similarly, the change in the path delay due
to all the aggressors coupled to the signal path is referred to as the path delay noise
and can be obtained by adding together the delay noise of all the victims present in
the signal path. Typically, worst-case noise analysis reports the maximum possible
path delay noise. Hence, during worst-case noise analysis, it is assumed that all the
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aggressors coupled to the signal path are switching in the opposite direction of their
corresponding victim nets.
However, using the worst-case delay noise contribution from all the crosstalk ag-
gressors coupled to the signal path is often very conservative. In any given clock
cycle, depending on the circuit topology and the stage of the input vectors, the
crosstalk aggressors which are coupled to the signal path
• may not switch at all,
• may switch in the same direction as their corresponding victims,
• may switch without any temporal overlap with the victim transition.
Consequently, all the above aggressors do not result in a slow down of their re-
spective victim transitions. Hence, assuming the worst-case delay noise contribution
from all the aggressors coupled to a signal path can be pessimistic. Consider an
example where four crosstalk aggressors are coupled to every stage of a signal path
comprising of ten logic gates (as shown in Figure 6.1). Suppose that the probability
of a given crosstalk aggressor switching in a clock cycle is 50%, and that the prob-
ability of it switching in the opposite direction of the corresponding victim is 50%.
Assuming independence between the switching of aggressors, the probability of the
occurrence of the worst-case path delay noise can be computed to be (0.5 ∗ 0.5)−4∗10.
One can note that the worst-case noise event, with all aggressors switching in oppo-
site directions of their respective victims, has a very small probability of occurrence
with an unreasonably large mean-time-to-failure of 3.84∗107 years on a one gigahertz
machine.
The simple example above illustrates the fact that the worst-case path delay
noise has a very low probability of occurrence, especially for critical paths having
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several logic stages and multiple crosstalk aggressors coupled to each logic stage.
Hence, assuming the worst-case path delay noise could be very conservative. We
illustrate the pessimism associated with worst-case noise analysis by analyzing the
path delay-noise distribution of a signal path that belongs to an industrial circuit
and is comprised of 8 cascaded logic stages. Noise analysis was performed in the
65nm technology node using an industrial timing tool (PrimeTime SI). A total of
10,000 samples were used in performing the Monte-Carlo (MC) simulations in which
the transitions of the aggressors coupled to the signal path were treated as random
variables. In each sample, the switching probability of every aggressor was assumed
to be 50%. Also, it was assumed that every switching aggressor has equal probability
of having either a rising or a falling transition. In each MC sample, the delay noise
contributed from all the aggressors switching in an opposite direction of the victim
were added to obtain the victim delay noise. The path delay noise is finally obtained
by adding up the delay-noise contributions from all the victim nets on the signal path.
In Figure 6.2, we plot the path delay-noise distribution, and also plot the worst-case
path delay noise. It can be seen that the worst-case path delay noise (84ps) is
more pessimistic than the maximum delay noise value (68ps) of all the samples from
the MC simulations. Hence, it can be seen that the worst-case assumption, which
requires all the coupled-aggressors to switch in the opposite directions with respect
to their respective victim transitions, can indeed lead to pessimistic results.
The simple experiment shown above motivates the need for a statistical noise-
analysis framework that can compute a more accurate (and less pessimistic) estimate
of the path delay noise. The potential benefits of adopting a statistical noise-analysis
framework can be summarized as follows:












Figure 6.2: Monte-Carlo simulations to obtain the delay-noise distribution of a signal path.
could lead to a significant pessimism reduction in the delay noise of the circuit.
Hence, it could potentially lead to a reduction in the number of crosstalk-noise
violations reported while performing timing verification of the circuit. There-
fore, the use of a statistical noise-analysis framework would lead to a faster
design turnaround time as the circuit designers need to fix lesser number of
crosstalk-noise violations.
• Worst-case noise analysis always leads to a pessimistic estimate of crosstalk
effects. This is a source of apprehension for the circuit designers, since there is
no systematic manner to characterize the amount of pessimism that is present in
the results. Hence, circuit designers are concerned by the amount of pessimism
that can potentially be present in the delay noise of the circuit and would prefer
noise-analysis techniques which are more accurate and less pessimistic. The use
of statistical noise-analysis approaches could lead to pessimism reduction in the
delay noise of the circuit.
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In this chapter, we propose a statistical noise-analysis framework to estimate the
confidence bounds on the path delay-noise distribution. The noise coupled from
each aggressor is treated as a random variable for every victim lying on the signal
path. Using the superposition assumption, the cumulative coupling-noise pulse on
the victim is the sum of all the individual coupling-noise pulses from all the aggres-
sors. Therefore, the cumulative coupling-noise pulse is a random variable, and we
leverage the Hoeffding’s inequality [41] to obtain an upper bound on the peak of
the cumulative coupling-noise pulse. Using the computed bounds on the peak of the
cumulative coupling-noise pulse, we finally obtain bounds on the delay noise of every
victim lying on the signal path.
The remainder of the chapter is organized as follows: In Section 6.1, we present
an approach to compute the confidence bounds on the path delay-noise distribution.
In Section 6.2, we show experimental results which confirm the effectiveness of our
approach, and in Section 6.3 we summarize the chapter.
6.1 Proposed Approach
In the previous section, we saw that the worst-case noise analysis can lead to a
significant amount of pessimism in the delay noise of the signal path. This motivates
the use of statistical noise analysis, which seek to estimate the confidence bounds on
the path delay-noise distribution. In this section, we describe in detail the statistical
noise-analysis framework which uses the Hoeffding Inequality to compute confidence
bounds on the path delay-noise distribution.
6.1.1 Path Delay-Noise Distribution
As opposed to worst-case noise analysis, the proposed approach seeks to estimate
the confidence bound on the path delay-noise distribution. Hence, the starting point
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is to first quantify the confidence point of the path delay-noise distribution. Since, one
expects these chips to function reliably over its normal lifetime duration, the proposed
statistical noise analysis must be conservative. Therefore, the desired confidence
point of the path delay-noise distribution must be very high, and we seek to bound
the tail of the delay-noise distribution. We use a basic measure of reliability, the
mean-time-to-failure (MTTF) metric which is defined as the expected time until the
first failure of the chip occurs. Note that in the context of noise analysis, a failure
is defined to occur in a particular clock cycle when the path delay noise exceeds the
value of the computed bound on the path delay-noise distribution.
Given a chip MTTF (e.g., five years), the expected path failure probability (P pathf )
in a single clock cycle can easily be obtained as follows,
(6.1) P pathf =
1
Chip Frequency ∗ Chip MTTF (in years) ∗ 365 ∗ 24 ∗ 60 ∗ 60
.
Suppose Dpathnoise be a random variable denoting the path delay-noise distribution
(an example histogram is demonstrated in Figure 6.2). Therefore, Dpathnoise can be






where N corresponds to the total number of victim nets present in the signal path.
We know that the exact value of Dpathnoise can change in every clock cycle, depending
on the switching activity of the aggressors coupled to the signal path. The objective
of statistical noise analysis is to estimate a bound (Dpathbound) on the path delay-noise
distribution such that the following inequality holds,






In other words, we seek to obtain a bound Dpathbound, such that the probability of the
actual delay-noise distribution Dpathnoise exceeding D
path
bound is less than the path failure
probability P pathf . Typically, the path failure probability (as defined in Equation 6.1)
is a very small quantity. In the case of a chip running at a frequency of 2.5 gigahertz,
a MTTF of five years corresponds to a P pathf of 2.53 ∗ 10−18.
However, it must be noted that the path delay-noise distribution (Dpathnoise) is a linear
sum of the delay-noise distributions Dstagenoise of all victim nets lying on the signal path
(as shown in Equation 6.3). Assuming independence between the noise coupled on
different victim nets, we can divide the problem of computing a bound (Dpathbound) on
the path delay-noise distribution into several smaller problems of computing bounds
(Dstagebound) on each victim delay-noise distribution. In other words, we seek to estimate
the bounds on the delay noise (Dstagebound) for all victim nets lying on the signal path
such that they satisfy the following,
(6.4) Probability (Dstage,knoise > D
stage,k
bound ) ≤ P
stage
f,k , ∀k ≤ N.
where N corresponds to the total number of victims present in the signal path, and
P stagef corresponds to the failure probability of every victim stage. If we assume
independence between the coupling noises on the different victim nets of the signal
path, then the victim-stage failure probability (P stagef ) is related to the path failure




P stagef,k = P
path
f .
The statistical bound on the path delay-noise distribution (Dpathbound) is finally ob-
tained by summing up the bounds on the delay noise (Dstagebound) for every victim net
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Hence, using the independence assumption, we were able to efficiently subdivide
the problem of performing statistical analysis for the signal path into multiple smaller
problem of performing statistical analysis for the victim stage. In the following
subsection, we use Hoeffding’s inequality to obtain the bounds on the victim delay-
noise distribution.
6.1.2 Statistical Noise Analysis of the Victim Stage
In this subsection, we propose an approach to compute the bounds on the delay-
noise distribution of a single victim net such that the probability of the delay-noise
distribution exceeding the computed bound is less than P stagef . Let the victim net
be coupled to K aggressors, and ni be the coupling-noise pulse which occurs due to
the switching transition of the ith aggressor.
Using the principle of linear superposition, the cumulative coupling-noise pulse
(Cn) on the victim is obtained by summing up individual coupling-noise pulses from





In worst-case noise analysis, which results in the maximum Dstagenoise, all aggressors
are assumed to switch in the opposite direction of the victim transition. Also, no
restrictions are placed on the relative alignment of the coupling-noise pulses, and all














































Figure 6.3: In worst-case noise analysis, delay noise is obtained by the linear superposition of the
largest cumulative coupling-noise pulse, obtained with no restrictions on the alignment
of aggressors, with the noiseless-victim transition.
time (as shown in Figure 6.3). Under this assumption, the coupling-noise pulses from
all the aggressors add up together resulting in a cumulative coupling-noise pulse that
has the largest noise-peak. Using the principle of superposition, the noise-peak of Cn
can then be used with the noiseless-victim transition to obtain the worst-case delay
noise on the victim (Dstagenoise) due to the switching of all the aggressors. It should
be noted that, under the superposition assumption, the shape of Cn does not effect
Dstagenoise. Instead, D
stage
noise only depends on the noise-peak of Cn.
In every clock cycle, the aggressor transitions are dependent on the input vectors
and the circuit topology. Hence, it is improbable for all the aggressors to simul-
taneously switch in a direction opposite to the victim transition in the same clock
cycle. Also, the size of the coupling-noise pulse changes in every clock cycle, since
it is a function of the aggressor-victim slew rates which depend on the input vectors
applied to the circuit. Furthermore, it is improbable for all the coupling-noise pulses
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to occur such that their noise-peaks align perfectly. Hence, the coupling-pulse is a
random variable whose noise-peak value is bounded by the worst-case value (V p),
(6.8) −V pi ≤ ni ≤ V pi.
Therefore, in every clock cycle, the cumulative coupling-noise pulse (Cn) is a
random variable whose noise-peak value is bounded by the worst-case value, and its
exact value depends on the alignment of all the aggressor transitions. Therefore,








We seek to estimate a bound such that the following inequality holds,
(6.10) Probability (Cn > C
bound
n ) ≤ P
stage
f .
Finally, using the computed bound (Cboundn ), we can obtain the bound on the
victim delay noise (Dstagebound), by superimposing with the noiseless-victim transition,
such that the inequality of Equation 6.4 is satisfied.
In order to solve for Cboundn , we use the Hoeffding’s inequality [41] which is a result
in probability theory that provides an upper bound on the probability of the sum of
independent and bounded random variables to deviate from their expected values.
The probability that the noise-peak value of Cn exceeds a certain value is bounded
by the following inequality,










where S is any constant, and E[Cn] is the mean noise-peak of Cn. The right hand
side of above equation can be further simplified by choosing the parameter S to be
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the following





Using Equations 6.12-6.11, we obtain
(6.13) Probability








where the constant k can be expressed as a function of the victim-stage probability-








Finally using the above expression of k in Equation 6.13, we obtain
(6.15) Probability





 ≤ P stagef .
Therefore, comparing the above expression with Equation 6.10, we finally obtain
the bound on the noise-peak of the cumulative coupling-noise pulse (Cboundn ),













Not surprisingly, Cboundn depends on the properties of the cumulative coupling-






. It also depends on the victim-stage failure probability P stagef ,
since Cboundn should intuitively increase for smaller values of P
stage
f . All the values
on the right hand side of Equation 6.16 are known except for the mean E[Cn]. We
125






i × V pi,
where pswitchingi is the probability that the i
th aggressor switches in any clock cycle,
and prise falli is the probability that the i
th aggressor switches in the opposite direc-
tion of the victim transition. One could use vector-based simulation approaches or
analytical techniques [36] to obtain these transition probabilities for the aggressor
nets. The Cboundn could be used to obtain the bound on the victim delay noise D
stage
bound
by superposing with the noiseless-victim transition. Finally, We obtain the bound on
the path delay-noise distribution by summing up the Dstagebound values of all the victim
stages lying on the signal path.
6.1.3 Worst-Case Alignment of Top-k Aggressors
The statistical noise-analysis methodology described in the previous section makes
the assumption that the switching activity of all the aggressors coupled to the signal
path are independent of each other. However, in a given clock cycle, the switching
activity of each net in the circuit depends on the state of the input vectors and the
circuit topology. Hence, the aggressor transitions could have a correlation that is not
modeled in statistical noise analysis. For instance, the aggressors coupled to a victim
stage could belong to a bus network and may have similar switching characteristics.
Hence, the independence assumption of the aggressor transitions could in some cases
lead to optimistic results. Therefore, we need a systematic technique to introduce
additional pessimism into the bounds computed on the path delay noise (Dpathbound) by
statistical noise analysis.
Additional pessimism could be introduced by performing worst-case noise analysis
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on a subset of the aggressors (say the top-k aggressors, where k is a user-defined
parameter) and statistical noise analysis on the rest of the aggressors. For example,
in the circuit shown in Figure 6.4, the worst-case noise analysis can be performed
on the top − 2 aggressors (a1−2), and statistical noise analysis is performed on the
rest of the aggressors (a3−5). One could use the noise-peak (V p) values as the metric
to screen the top-k aggressors coupled to the victim stage. Hence, one could use
the proposed noise-analysis methodology where the amount of pessimism reduction
compared to worst-case noise analysis is guided by the user-specified values of k.
6.2 Experimental Results
In this section, we show experimental results to verify the accuracy and effec-
tiveness of the proposed approach for computing the confidence bounds on the path
delay-noise distribution. The bounds on the path delay-noise distribution were com-













Figure 6.4: Perform worst-case noise analysis on the top-k aggressors and statistical noise analysis
on the rest of the aggressors.
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Table 6.1: Pessimism reduction in path delay noise by performing statistical noise analysis.
Circuit # Avg # Delay noise %Change in %Change in %Change in
Gates aggressors as % of path delay noise path delay noise path delay noise
per victim path delay (top-k=0) (top-k=1) (top-k=2)
MAX AVG MAX AVG MAX AVG
ckt1 10,000 4.69 7.64 41.12 18.88 30.30 10.44 28.17 6.12
ckt2 0.75M 2.18 6.26 20.14 12.92 7.53 3.60 2.35 0.96
ckt3 0.28M 2.02 3.39 15.98 1.14 10.59 0.39 6.39 0.12
ckt4 1.1M 1.97 6.96 42.85 12.49 27.47 5.09 18.84 2.01
ckt5 0.9M 3.36 7.69 23.07 4.46 13.2 2.89 9.12 2.04
all the victims lying on the signal path. The switching probabilities defined in Equa-
tion 6.17 were assumed to be 0.5. All experiments were performed on industrial
circuits in the 65nm technology node. As shown in the second column of Table 6.1,
the circuit size varies from a few thousand (e.g., ckt1) to more than a million gates
(e.g., ckt4). The circuits were physically implemented in the 65nm technology, and
noise analysis was performed using the actual interconnect capacitances extracted
from the designs. The industrial timing and noise analysis tool (Primetime-SI) was
used to report the worst-case delay-noise values for the top-400 critical paths. We
report in the third column, for each circuit, the average number of aggressors cou-
pled to every victim net on the critical paths. The average number of aggressors per
victim varies between 1.97 − 4.69 for the experimental circuits shown in Table 6.1.
The third column provides information about the average percentage contribution of
the worst-case delay noise to the path delay. The worst-case delay noise contributes
to more than 7% of the path delay for a few circuits (e.g., ckt1 and ckt5). The
remaining columns report the pessimism reduction in the path delay noise that is
obtained by performing statistical noise analysis.
It can be observed that we obtain a significant amount of pessimism reduction in
path delay noise by performing statistical noise analysis. As expected, the pessimism
reduction in delay noise is maximized when there are several aggressors coupled to
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the critical path, i.e., maximum reduction can be observed for ckt1. In Columns 5
and 6, we report the maximum and the average reduction in the path delay noise
obtained by performing statistical noise analysis over the 400 critical paths. Across
all circuits, on an average, the proposed approach results in a 9.97% reduction in the
path delay noise.
We also implement the mixed approach where worst-case noise analysis is per-
formed on the top-k aggressors, and statistical noise analysis is performed on the
remaining aggressors. The top-k aggressors of every victim stage are selected by
choosing the ones that result in the largest coupling-noise peak (V p) values from
among all the coupled aggressors. In Columns 7 and 8, we report the maximum
and the average reduction in the path delay noise when we perform worst-case noise
analysis on the top-1 aggressor and statistical noise analysis on the rest of the ag-
gressors. As expected, this approach leads to a lesser average reduction in the path
delay noise (4.48%). Finally, in Columns 9 and 10, we report the maximum and
average reduction in the path delay noise when we perform worst-case noise analysis
on the top-2 aggressor and statistical noise analysis on the rest of the aggressors.
In this case, we obtain the lowest reduction in path delay noise (2.25%). Finally, in
Figure 6.5, we plot the histogram of the percentage reductions in the delay noise of
the 400 critical paths for ckt1.
Traditionally, worst-case noise analysis has been used to compute the path delay
noise, and it could result in several false timing violations because of the inherent
pessimism. In contrast, statistical noise analysis provides an alternative framework
Table 6.2: Reduction in the total number of critical paths for ckt5 with statistical noise analysis.
No of Critical Paths No of Critical Paths No of Critical Paths No of Critical Paths
(worst-case noise analysis) (top-k=2) (top-k=1) (top-k=0)
933 922 870 780
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Figure 6.5: Histogram of the pessimism reduction in the delay noise of the top-400 critical paths
for ckt1 (Note: unequal X-axis scales).
that can lead to a reduction in the amount of pessimism compared to worst-case
noise analysis. In Table 6.2, we quantify the pessimism reduction by reporting the
total number of critical paths for ckt5 that violate the timing constraints. Worst-case
noise-analysis reports a total of 933 paths that could not meet timing requirements.
However, worst-case analysis is pessimistic, and in comparison, the total number of
violating paths reported by statistical noise analysis was reduced to 780.
6.3 Summary
In this chapter, we proposed a statistical framework for estimating the confidence
bounds on the path delay-noise distribution. For every victim lying on the path, the
noise coupled from each aggressor was treated as a random variable. Under the super-
position assumption, the cumulative coupling-noise pulse on the victim was treated
as a random variable. Using Hoeffding’s inequality [41], an upper bound on the peak
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of the cumulative coupling-noise pulse was obtained. Finally, using the computed
bounds on the peak of the cumulative coupling-noise pulse, one could obtain the
bounds on the delay noise of every victim lying on the path. Experimental results on
industrial circuits show that the proposed statistical noise analysis approach leads to
an average reduction of 9.97% in the path delay noise compared to worst-case noise
analysis.
CHAPTER VII
Interconnect Corners Considering Crosstalk Noise
Imprecise control of photolithography equipment leads to a significant variability
[16] in the geometry and the material properties of interconnects and devices, e.g.,
deviations in the implant dose can significantly affect the threshold voltages and
the electrical parameters of a device [17, 76]. Similarly, the vertical and lateral
dimensions of the interconnect wires are affected by variability in the metal deposition
process and the dishing effects during metal etching. Furthermore, variability of the
manufacturing process is expected to exacerbate as the feature sizes continue to
shrink in future technology nodes. In the past, variability of the devices was the
dominant source of variation in the circuit delay. However, with the ever-increasing
contribution of the interconnect delay to the circuit delay, it has become necessary
to accurately model the variability in the interconnects while performing timing
verification of VLSI circuits.
The variations in the interconnect resistance and capacitances are correlated, since
they are dependent upon the same interconnect physical dimensions. Interconnect
resistance is maximized for small and narrow interconnects and interconnect ca-
pacitance is maximized for thick and wide interconnects. Therefore, assuming the
worst-case values for both interconnect resistance and interconnect capacitance is
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pessimistic, since both cannot be maximized (or minimized for hold-time analysis) in
the same interconnect corner [50]. Therefore, an accurate timing-analysis framework
must account for the correlations between the interconnect resistance and capaci-
tance. In [42, 43], it was shown that the best-case and the worst-case interconnect
corners, which result in minimum and maximum interconnect delays, do not always
occur at the extremes of the interconnect dimensions. The interconnect corners were
computed by exhaustively searching for optimal interconnect parameters within their
range of variations. In [29], the worst-case interconnect corners were computed con-
sidering variability in the interconnect dimensions and the driver strengths. In [8, 52]
statistical analysis of the interconnect delay was performed using model order reduc-
tion techniques.
The variations in the interconnect coupling capacitance (Cc) and the interconnect
ground capacitance (Cg) are strongly correlated, and an increase in the interconnect
dimensions always leads to an increase in the magnitude of both Cc and Cg. The
victim-stage delay always increases with an increase in the victim ground capacitance.
However, when coupling noise is injected on the victim due to the switching transi-
tion of an aggressor, the victim-stage delay could actually decrease with an increase
in the interconnect coupling capacitance. This counterintuitive scenario occurs when
the aggressor-victim nets are switching in the same direction and the interconnects
have substantial coupling capacitance. Hence, an increase in the coupling capaci-
tance leads to an increase in the magnitude of the delay noise, which results in a
lower victim-stage delay. Therefore, for such cases, the best-case interconnect corner,
resulting in the minimum victim-stage delay, occurs when the coupling capacitances
have the maximum value.
However, prior approaches [42, 43] compute the interconnect corners under the
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assumption that the aggressor nets are not switching and there is no coupling noise
injected on the victim net. Hence, prior approaches which do not model the impact
of the coupling noise on the victim-stage delay could result in erroneous analysis.
Therefore, the interconnect corners reported by these approaches could be signif-
icantly different from the true interconnect corner. In this work, we propose to
compute the true interconnect corners for the victim by accounting for the effects
of coupling noise due to simultaneous switching of aggressors. In this work, we use
the Elmore-delay metric to efficiently search for the true interconnect corners of the
victim stage considering delay noise. We then show experimental results to verify
the accuracy and effectiveness of our proposed approach, and demonstrate that the
traditional approaches of computing the interconnect corners could lead to errors of
up to 60% in the victim-stage delay.
The remainder of the chapter is organized as follows: In Section 7.1, we analyze
the problem of finding the best-case interconnect corners in greater detail. In Section
7.2, we present an approach to compute the interconnect corners by also considering
the effects of delay noise. In Section 7.3, we show experimental results that confirm
the effectiveness of our approach, and in Section 7.4, we summarize the chapter.
7.1 Problem Description
In this section we analyze the problem of computing the best-case interconnect
corners considering process variations in devices and interconnects. Figure 7.1 shows
the cross-section of the interconnect layers, where W and T represent the lateral
width and the vertical thickness of an interconnects, respectively. The spacing be-
tween adjacent interconnect nets in the same layer is given by S and the inter-layer
dielectric separation (ILD thickness) is given by H. Due to the variations in ox-
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ide deposition and the Chemical Mechanical Planarization (CMP) process, the ILD
thickness (H ) can vary substantially (e.g., H ∈ [Hmin, Hmax]) within a die due to
layout-pattern dependencies [16]. Also, variability of the photolithography equip-
ment and the random dishing effects can cause significant variations in the width
and thickness of the interconnect (e.g., W∈ [Wmin,Wmax] and T∈ [Tmin, Tmax]).
Note that the variations in the interconnect parameters (W, T and H ) can be as-
sumed to be mutually uncorrelated, since they are independently caused by different
steps within the manufacturing process. With the exception of variations in W and
S, which are assumed to be perfectly negatively correlated because an increase in the
interconnect width would lead to an equivalent decrease in the lateral spacing.
The worst-case and the best-case interconnect corners can be obtained by per-
forming exhaustive simulations at different interconnect corners. Often, the inter-
connect delay is dominated by either the interconnect resistance or the interconnect
capacitance. To reduce the search space, worst-case process-corners are often heuris-







Figure 7.1: A cross-section of interconnect metal layers.
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interconnect resistance. Note that the interconnect resistance is maximized for thin
and narrow interconnects (Wmin, Tmin). Conversely, the interconnect capacitance is
maximized for thick and tall interconnects (Wmax, Tmax). Similarly the best-case in-
terconnect corner, required for hold-time analysis, is assumed to coincide with the
interconnect corner having either the minimum interconnect resistance (Wmax, Tmax)
or the minimum interconnect capacitance (Wmin, Tmin). However, it must be noted
that the above approach is only a heuristic and could result in optimistic timing
analysis. Also, while performing timing analysis of the chip, the interconnect cor-
ners have to be combined with the Process-Voltages-Temperature (PVT) corners of
a design. Hence, the approach presented above essentially doubles the total number
of corners that have to be analyzed for a design.
It was shown in [42] that the above heuristic often computes the worst-case inter-
connect corners accurately. However, the best-case interconnect corner does not nec-
essarily coincide with the minimum interconnect resistance and capacitance corners.
Therefore, for hold-time analysis, which requires the best-case interconnect corners,
the above heuristic could result in an optimistic analysis. Several simulation-based
approaches have been proposed [29, 42, 43] to search for the best-case interconnect
corner, which results in the minimum interconnect delay. However, in all previous
approaches the best-case corner is computed under the assumption that the aggressor
nets are not switching. In other words, the victim-stage delay is simulated by assum-
ing that the floating coupling capacitances are grounded. With coupling capacitance
accounting for more than 85% of the total wiring capacitance [69], one cannot ignore
the delay noise on the victim net which occurs due to the simultaneous switching
of the aggressor nets. Hence, the true best-case interconnect corner for the victim
must incorporate the change in victim-stage delay due to delay noise.
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7.1.1 Non-Monotonic Victim-Stage Delay
The victim-stage delay exhibits a nonmonotonic relationship with the intercon-
nect width (W ). At very small interconnect widths, the victim interconnect has a
significant amount of resistance. Therefore, in this region, the victim-stage delay is
dominated by the interconnect resistance and is very sensitive to the variations in
the interconnect resistance. Hence, at smaller interconnect widths, a decrease in the
interconnect width leads to an increase in the magnitude of the interconnect resis-
tance and consequently an increase in the victim-stage delay. At larger interconnect
widths, the interconnect has a significant amount of capacitance, and the victim-
stage delay is dominated by the interconnect capacitance. A further increase in the
interconnect width would lead to an increase in the interconnect coupling and ground
capacitances. Therefore, at larger interconnect widths, the victim-stage delay is di-
rectly proportional to W . Hence, the victim-stage delay exhibits a nonmonotonic
relationship with respect to its interconnect width. Consequently, the victim-stage
delay is minimized at an intermediate interconnect width (Wopt = 0.37µm in Fig-
ure 7.2). A similar nonmonotonic relationship can be observed when we obtain the
victim-stage delay as a function of the interconnect thickness T .
As we know, process variations could lead to variability in the interconnect di-
mensions. In Figure 7.2, the region to the right of Wopt corresponds to the case
when the interconnect delay is capacitance dominated. Therefore, in this region, the
victim-stage delay is minimized at W = Wmin, since the range of feasible variations
[Wmin, Wmax] lies to the right of Wopt. Similarly, for resistance dominated intercon-
nects, the region of feasible variations lie to the left of Wopt, and the victim-stage
delay is minimized at W = Wmax. However, there can also be the cases when Wopt
lies inside the variation range [Wmin, Wmax]. It would be erroneous to assume, for all
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such cases that the best-case interconnect corner coincides with either Wmin or Wmax.
Therefore, traditional approaches which maximize only the interconnect resistance
or capacitance could potentially miss the best-case interconnect corner for all such
cases.
7.1.2 Dependence on Coupling Capacitance
We illustrate with an example the dependence of the victim-stage delay with the
coupling capacitances Cc. Figure 7.3 illustrates coupled aggressor-victim nets with
falling transitions at the inputs of the aggressor-victim drivers. Suppose the aggres-
sor driver is lightly loaded relative to the victim, and we obtain relatively a faster
aggressor-output transition compared to the victim-output transition. Therefore,
the aggressor transition is completed within the time interval ∆t during which the
victim transition rises only up to the 0.5VDD voltage level. The charges transferred
through the coupling capacitance Cc during the time interval ∆t depend only on































Figure 7.3: Switching of aggressor-victim nets in the same direction.
the magnitude of the coupling capacitance and the voltages at the extremes of the
coupling capacitance. The total current (Q) flowing into the victim node through




iCc · dt = Cc ∗ (∆a−∆v),(7.1)
where ∆a and ∆v represent the change in the aggressor-victim output voltages within
the time interval ∆t, respectively. Hence, if the aggressor output transition rises
faster than the victim (i.e., ∆a > ∆v), then it leads to a positive injection of cur-
rent into the victim node which results in a speed up of the victim transition as
compared to a scenario where we have a quiet aggressor. It follows from Equation
7.1 that the magnitude of the charge injected through the coupling capacitance is
directly proportional to the magnitude of the coupling capacitance. Hence, if the
aggressor transition is faster than the victim transition, then an increase in the cou-
pling capacitance will lead to a further speed up of the victim transition due to an
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Figure 7.4: Dependence of the victim-stage delay on the coupling capacitance.
The above relationship is verified in Figure 7.4 where we plot the victim-stage
delay as a function of the coupling capacitance Cc. The simulations were performed
using the HSPICE simulator with the RC interconnect parameters extracted in the
65nm process-technology node. The coupling capacitance was varied by changing the
lateral spacing between the aggressor and victim nets. As discussed earlier, we find
that the victim-stage delay decreases with an increase in the coupling capacitance Cc
(in Figure 7.4a) provided the aggressor transition is faster than the victim. A similar
experiment was performed by changing the relative loadings of the aggressor-victim
drivers such that the victim transition is faster than the aggressor transition (i.e.,
∆v > ∆a). In this case, there is a net outflow of current from the victim node to
the aggressor node through the coupling capacitance. An increase in the coupling
capacitance would lead to an increase in the magnitude of the total current flowing
out through the coupling capacitance, and finally result in a further slow down of
the victim transition. Hence, we observe that the victim-stage delay increases with
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an increase in the magnitude of the coupling capacitance (in Figure 7.4b) given that
the aggressor transition is slower than the victim transition.
Therefore, depending on the relative rate of the aggressor-victim transitions, the
victim-stage delay is a nonmonotonic function of the victim coupling capacitance
(Cc). In comparison, the victim-stage delay is always a monotonic function of the
victim ground capacitance (Cg). However, previous approaches do not model the
nonmonotonicity in the victim-stage delay which occurs due to coupling noise. In-
stead, the best-case interconnect corner is obtained by using the total interconnect
capacitance (Cg + Cc) and assuming that none of the aggressors are switching. In
the results section of this chapter, we show that the above assumption could lead to
significant errors while computing the best-case interconnect corner.
7.1.3 Correlations between Coupling and Ground Capacitance
The values of the interconnect coupling capacitance Cc and the interconnect
ground capacitance Cg are strongly correlated with each other, since they depend
on the same interconnect physical dimensions. An increase in the size (W , T ) of
an interconnect leads to an increase in the magnitude of both Cc and Cg. When
the aggressor nets are not switching and there is no coupling noise, the victim-stage
delay always increases with an increase in total interconnect capacitance (Cg + Cc).
However, with coupling noise, the victim-stage delay can either increase or decrease
with an increase in the coupling capacitance (Cc). Therefore, it is difficult to predict
a priori, whether an increase in the total interconnect capacitance (Cg + Cc) would
lead to an increase in the victim-stage delay when there is coupling noise.
In previous approaches, the best-case interconnect corner is obtained by using the
total interconnect capacitance (Cg + Cc) and assuming no switching of aggressors.
With coupling capacitance accounting for more than 85% of the total wiring capaci-
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tance [69], the best-case interconnect corners computed using the above assumption
could result in significant errors.
7.2 Proposed Approach
In the previous section we saw that the victim-stage delay can either increase
or decrease with an increase in the interconnect coupling capacitance. Hence, even
for a capacitance-dominated interconnect, the best-case interconnect corner may not
coincide with the minimum interconnect-capacitance corner. A brute-force approach
to compute the best-case interconnect corner would be to sweep all the interconnect
parameters (W,S, T,H) within their range of variations (e.g., W ∈ [Wmin,Wmax]),
and select the interconnect corner that results in the minimum stage delay. It can
however be noted that the interconnect capacitance is inversely proportional to the
ILD thickness H and the interconnect resistance is independent of H. Consequently,
the interconnect delay is always minimized at Hmax [43]. We also know that the
variations in W and S are perfectly negatively correlated. Therefore, the brute-force
approach to locate the best-case interconnect corner would require a two-dimensional
sweep in the parameters W and T . However, the total number of simulations required
in a brute-force approach can be very large and computationally very expensive.
In this section, we present an approach to find the best-case interconnect corner
by using the Elmore-delay metric [59]. The Elmore delay of an RC tree provides a
dominant pole approximation of the interconnect delay and can be computed very
efficiently as follows :











where N refers to the number of nodes in the RC tree. If the root node of the RC
tree is connected to the driver-output resistance R0, then the Elmore delay provides
a first-order approximation of the actual stage delay.
It must be noted that Elmore delay is only defined for an RC tree where all the
node capacitances have a terminal connected to the ground. In order to compute
the Elmore delay of the victim stage, the coupling capacitance of the victim must be
decoupled from the aggressor node. Therefore, we must find an equivalent Miller-
coupling capacitance that models the change in the aggressor voltage (see Figure
7.5). If the aggressor-victim nets switch in the same direction, then the effective
Miller-coupling capacitance can be written as





where ∆a and ∆v are the changes in the voltages across the coupling capacitances
at the victim and the aggressor nodes. In [3, 22] techniques were proposed to ac-
curately compute the Miller-capacitance Ceffc by iteratively updating the aggressor-
victim waveforms and refining the values of ∆a and ∆v. The Ceffc can be efficiently
computed by approximating the aggressor-victim waveforms with ramps. Once the
coupling capacitance is decoupled from the aggressor node, the Elmore delay of the
victim can be computed using the Miller-capacitance (as shown in Equation 7.2).
While the Elmore delay may not always be very accurate, its usefulness lies in the
fact that it can be computed very efficiently, and it captures the relationship between
the actual stage delay and the interconnect parameters with reasonable accuracy. In
order to validate the above claim, we plot in Figure 7.2 the victim-stage delay as
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Figure 7.5: Victim-stage analysis with Miller-coupling capacitance.
for the circuit shown in Figure 7.3 in the 65nm technology node with the following
interconnect parameters, T = 0.35µm, S = 0.25µm, H = 0.2µm and L = 150µm.
The interconnect resistance and capacitances (per unit length) were obtained as




















































ρ = 2.2 µΩ− cm , εox = 3.9 ∗ 8.85 ∗ 10−14F/cm.
(7.4)
The convex relationship of the victim-stage delay with respect to the interconnect
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width W is illustrated in Figure 7.2. In this plot, the victim-stage delay was mini-
mized at an intermediate width of Wopt = 0.37µm. We also plot in Figure 7.2 the
Elmore delay of the victim as a function of interconnect width W . It can be seen that
the Elmore delay nicely captures the fidelity of the actual stage delay with respect
to W. In the above experiment, the Elmore delay was minimized at W = 0.4µm.
Since the Elmore delay tracks the actual stage delay very well and can be computed
very efficiently, we use it to compute the best-case interconnect corner.
A brute-force approach would require a 2-D sweep of the parameters W and
T within their range of variations (e.g., W ∈ [Wmin,Wmax]) and the computation
of the Elmore delay at every point. However, one can leverage the convex nature
of the relationship between the stage delay and the interconnect width W , and
easily evaluate whether the interconnect delay is minimized at the boundaries Wmin
or Wmax. We first compute the sensitivities of the Elmore delay with respect to
the width W at the boundaries Wmin and Wmax, respectively. If both sensitivities
are positive, then it implies that the range of feasible interconnect widths [Wmin,
Wmax] lies to the right of the minimum delay width Wopt. For all such cases, using
the convex property, the feasible interconnect width at which the stage delay is
minimized at W = Wmin. Similarly, if the sensitivities of the Elmore delay at the
interconnect-width boundaries are negative, then it implies that the range of feasible
interconnect widths lie to the left of Wopt. Hence, for such cases, the stage delay is
minimized at W = Wmax. Finally, for cases where the sensitivities at the boundaries
differ in sign, it can be inferred that Wopt lies within the range [Wmin, Wmax]. A
gradient-based approach such as Newton-Raphson method could be used to search
for Wopt. A similar approach could be used to compute an optimal interconnect
thickness Topt. Since the interconnect corners are evaluated using the Elmore delay,
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the overall algorithm to find the best-case interconnect corner is runtime efficient.
In the results section of this chapter, we will show the accuracy of the interconnect
corners computed using the above approach.
7.3 Experimental Results
In this section, we will show experimental results that verify the accuracy and
effectiveness of our proposed approach for computing the best-case interconnect cor-
ner. We first show that significant errors can be introduced when the best-case corner
is computed under the assumption that the aggressor nets are not switching. Exper-
imental results confirm the fact that when coupling noise is not accounted, one could
potentially miss the true interconnect corners leading to optimistic delay analysis.
The experiments were performed in the 65nm technology node using the fully-
coupled aggressor-victim circuit shown in Figure 7.3. The aggressor-victim intercon-
nects have the following dimensions W = 0.14µm, H = 0.2µm and T = 0.35µm
as suggested in [2]. A 3σ/µ intra-die variability of 30% was assumed for the inter-
connect parameters W and T . Multiple instances of the aggressor-victim coupled
circuit were created by changing the parameters of the drivers and the interconnects.
A total of 32 different circuits were created by permutating the following param-
eter values: the victim-input slew rates (10ps, 200ps), the aggressor-victim driver
strengths (2X, 12X) with respect to minimum-sized drivers, the interconnect lengths
(50µm, 200µm) and the aggressor-victim interconnect spacing S (0.14µm, 0.45µm).
In order to confirm the importance of considering coupling noise in our analysis,
we find the best-case interconnect corners under the following two scenarios (1) the
aggressor net is not switching, and (2) the aggressor net is switching in the same
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Figure 7.6: Victim-stage delay obtained at different interconnect corners.
obtained by exhaustively sweeping the parameters W and T with a discretization
step size of 1nm. At each step, the corresponding variation in the interconnect
capacitances and resistances was obtained by using Equation 7.4, and the victim-
stage delay was obtained using the HSPICE circuit simulator. In Case 1, the input of
the aggressor driver is assumed to be grounded. In Case 2, the aggressor transition
was enumerated with a discretization step of 2ps, and an optimal aggressor alignment
was computed such that it resulted in the minimum victim-stage delay.
It is apparent that the interconnect corner obtained in Case 2 is the true (golden)
interconnect corner, since it results in the minimum victim-stage delay with coupling
noise. In comparison, the interconnect corner obtained in Case 1 results in the min-
imum victim-stage delay when there is no coupling noise. Hence, if the interconnect
corners obtained in both cases differ appreciably, then the interconnect corners ob-
tained in Case 1 could lead to optimistic analysis with coupling noise. Figure 7.6
compares the victim-stage delays obtained with coupling noise at both interconnect
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corners for each of the 32 circuits.
It can be observed that the victim-stage delay reported in Case 1 has large errors
for several of the circuits. When these circuits were further analyzed, it was seen
that the interconnect corner obtained for Case 1 coincided with the minimum sized
interconnects such that the total interconnect capacitance was minimized. In con-
trast, the golden corner obtained in Case 2 coincided with the tallest interconnects
such that the coupling capacitance was maximized. Hence, for these circuits where
coupling noise contributes significantly to the victim-stage delay, maximizing the
coupling capacitance results in the minimum victim-stage delay. A histogram of the
percentage error in victim-stage delay with respect to the golden victim-stage delay
for each circuit is also shown in Figure 7.6. An error of up to 60% is observed in the
victim-stage delay when coupling noise is not accounted for in the computation of
the best-case interconnect corner.
A third set of interconnect corners were constructed for each circuit by instead
using the Elmore delay as a proxy for the victim-stage delay. A two-dimensional
brute-force sweep was performed in the W and T parameter space, and the Elmore
delay was computed at each step using Miller-coupling capacitance. Finally the
interconnect corner that resulted in the smallest Elmore delay was reported as the
best-case interconnect corner. Figure 7.7 illustrates that the proposed interconnect
corner matches closely with the golden interconnect corner. The maximum error
in the victim-stage delay was less than 3% across all circuits. Therefore, Elmore
delay captures the fidelity of the victim-stage delay with respect to the interconnect
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Figure 7.7: Victim-stage delay at the proposed interconnect corner versus golden corner.
7.3.1 Results on Benchmark Circuits
It can be noted that the hold-time violations are typically caused by fast paths
between pipeline stages with single or no logic gates. We saw earlier that the inter-
connect corners computed by assuming no coupling noise could lead to errors of up to
60% in the stage delays when there is a significant amount of coupling capacitance.
In comparison, the LGSynth91 benchmark circuits [1] are all combinatorial circuits,
and all the fast paths reported in Table 7.1 have a circuit depth ranging between two
to eight stages. Therefore, in most cases, they are not representative of the fast paths
that cause hold-time violations in a design. However, for the sake of completeness,
we show experimental results to verify the effectiveness of our proposed approach
on LGSynth91 benchmark circuits . These benchmark circuits were synthesized in
the 130nm process technology. The place-and-route of the benchmark circuits was
performed using the Cadence Silicon Ensemble tool with up to three metal layers and
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Table 7.1: Fast-path delays for LGSynth91 benchmark circuits.
ckt Nominal Path Path Delay Path Delay Path Delay %Error in
Delay with Xtalk with Xtalk with Xtalk Path
(ps) (Nominal) (MIN Capacitance) (Proposed Corner) Delay Noise
i1 60.7 49.7 48.9 47.8 9.32
i2 83.4 73.7 72.2 70.5 15.17
i3 42.97 37.1 36.3 35.5 11.99
i4 49.3 40.5 40.3 40.3 0
i5 42.8 39.4 38.2 38.2 0
i6 64.2 49.4 48.2 46.7 9.37
i7 61.5 48.1 46.8 45.4 9.52
i8 137.5 117.7 117.0 115.4 7.80
i9 180.1 167.2 166.7 166.7 0
i10 289.8 285.4 282.6 282.6 0
a target floorplan utilization of 80%. The Mentor Graphics Calibre tool was used to
extract the parasitic coupling and ground capacitances for the nets in the design. A
noise-analysis engine was implemented in the C++ programming language and the
circuit delay was computed using industrial timing libraries.
In Table 7.1, we list the fast-path delays obtained at different interconnect corners
for each of the LGSynth91 benchmark circuits. A 3σ/µ intra-die variability of 30%
was assumed for the interconnect parameters W and T . In Column 2, we report the
fast-path delays at the nominal interconnect corner by assuming that all aggressors
coupled to the path are not switching. In Column 3, we report the fast-path delays
at the nominal interconnect corner by accounting for the speed-up due to coupling
noise. Next, we construct an interconnect corner with minimum total interconnect
capacitances by using the smallest sized interconnects (Wmin, Tmin). In our exper-
iments, most of the interconnects have negligible interconnect resistances and are
capacitance dominated. Therefore, the smallest sized interconnects with the least
interconnect capacitance would lead to minimum path delays provided there is no
coupling noise. In Column 4, we report the fast-path delays with coupling noise com-
puted at the minimum-capacitance interconnect corner. Finally, using the proposed
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approach, we find the best-case interconnect corner for each victim net on the fast
paths. In Column 5, we report the fast-path delays obtained at the interconnect cor-
ner constructed above. One can observe that the best-case interconnect corner does
not always coincide with the minimum-capacitance interconnect corners. Therefore,
the path delays reported in Column 5 are always lesser than or equal to that obtained
at the minimum-capacitance interconnect corner. In the final column, we report the
percentage error in the path delay noise obtained at the minimum capacitance cor-
ner. The minimum-capacitance corner results in the minimum path delay for a few
circuits (e.g., i10). However, for other circuits (e.g., i2), the minimum-capacitance
interconnect corner leads to an error of up to 15% in the path delay noise.
7.4 Summary
Process variations in the interconnect capacitance and resistance could lead to
significant uncertainty in the interconnect delays. In this chapter, we proposed a
new method to compute the best-case interconnect corner considering coupling noise
due to simultaneous switching of aggressors. In prior approaches, the best-case inter-
connect corners were computed under the assumption that the aggressor nets are not
switching and no coupling-noise pulse is injected on the victim net. In this chapter,
we first show that the interconnect corners obtained under such assumptions could
be significantly different from the best-case interconnect corner and could therefore
result in optimistic delay analysis. We used the Elmore-delay metric to efficiently
search for the best-case interconnect corner of the victim stage considering delay
noise. Experimental results verified the accuracy and effectiveness of our proposed
approach, and demonstrated that the traditional approaches of computing the inter-
connect corners could lead to errors of up to 60% on a net by net basis.
CHAPTER VIII
Conclusion and Future Work
We focused on the analysis and modeling of crosstalk noise for VLSI chips in the
nanometer process technology. Several approaches were proposed to solve a few key
problems focusing on the analysis and accurate modeling of crosstalk noise, and also
circuit optimization considering crosstalk noise.
In this thesis, we presented an analytical result that would obviate the need to
search for the worst-case victim transition and thereby simplifying the aggressor-
victim alignment problem significantly. We also proposed a heuristic approach to
compute the worst-case aggressor alignment that maximizes the victim receiver-
output arrival time with nonlinear-driver models. Increasing process variation in
the nanometer process technology motivated the use of SSTA tools for timing verifi-
cation. Process variations cause variability in the aggressor-victim alignment which
leads to variability in delay noise. We proposed an approach to represent the delay-
noise distribution in canonical form, which could be easily integrated into a standard
statistical timing analysis tool. We also show that interconnect corners obtained
without incorporating the impact of coupling noise could lead to significant errors.
In this thesis, we proposed a new technique to compute the best-case interconnect
corner considering the impact of coupling noise. Worst-case noise analysis can be
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very pessimistic, and consequently there is a need for more accurate and less pes-
simistic noise-analysis approaches. In this thesis, we proposed a statistical framework
for estimating the confidence bounds on the path delay-noise distribution. We also
developed novel algorithms to identify the set of top-k aggressors in the circuit, which
could then be fixed to optimally reduce the circuit delay noise.
Possible future work for the research problems that were addressed in this thesis
are as follows:
• In this thesis, while modeling the delay-noise distribution, we accounted for
only gate-length variations as they are the dominant sources of process varia-
tions. A more accurate analysis could be performed by accounting for other
sources of variations such as the victim-slew variations and the aggressor-victim
interconnect variations.
• Extend the proposed approach of computing the set of the top-k aggressors for
nonlinear-driver models.
• The latest-victim alignment result was established by assuming lumped interconnect-
capacitance model. It would be interesting to see whether a similar result can
be proved for the case when then aggressor-victim interconnects are represented
by distributed coupled RC loads.
• More accurate interconnect corners can be computed by using higher-order delay





Inequality Between Victim Load Currents
In this section, we prove the following inequality between instantaneous load cur-




where ier,v(t) and i
l
r,v(t) are the currents flowing into the victim load (RvCL) cor-




victim driver output transitions,
respectively. The current ier,v(t) is a function of the voltage differences across the





where veL(t) and v
l
L(t) are the early and late voltages across the load capacitance CL.
Subtracting the instantaneous early and late victim load currents at the crossover
time τv, we obtain,
ilr,v(t)− ier,v(t) |t=τv =
{vlo(τv)− vlL(τv)} − {veo(τv)− veL(τv)}
Rv
.
However, by definition of crossover time, the early and late victim waveforms have
the same value at crossover time τv
(


















Using linear-superposition principle, we will prove that the term on the right hand
side of the above equation is always positive. The victim load (RvCL) being charged
by a voltage source S(t),
S(t) = veo(t) − vlo(t).
obtained by subtracting the late victim vlo(t) from the early victim v
e
o(t). From
definition, τv is the first time when the victim waveforms cross each other,
S(t) ≥ 0, ∀t ≤ τv.
During the time t < τv, the load (RvCL) is being charged by a nonnegative
voltage source S(t). Therefore, at crossover time τv, the load capacitance will have
accumulated a net positive charge. Therefore,
V SL (τv) > 0.
Using linear-superposition principle, we can rewrite the above equation as follows,
veL(τv)− vlL(τv) > 0.
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Finally, using the above inequality, we establish the inequality between load cur-
rents,
ilr,v(t)− ier,v(t) > 0.
Note that the above inequality between the load current also holds when the
victim drives a distributed RC load.
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APPENDIX B
First and Second Moments of Delay-Noise Distribution
In this Appendix, we derive the first and second moments of the delay-noise distri-
bution for first quadratic piece of the DCC (i.e., a1 · s2 + b1 · s + c1), and note that
the derivation of the moments for the second piece is analogous.
While computing the expectation of fy, we first perform a transformation of the






b21 − 4 · a1 · (c1 − s).












b21 − 4 · a1 · c1,
where dmax is the peak delay noise in DCC. The first moment of the first term in
the PDF of delay noise is given by
M1 = I1(z1)− I1(z0),


















































K1 = b1 + 2a1µ.
Similarly, the second moment of the delay-noise distribution can be computed as
follows,
M2 = I2(z1)− I2(z0),












































K1 = b1 + 2a1µ,
K2 = −b31 + 2a1b21(µ− z) + 4a1b1(2c1 + a1(5s2 + 3µ2 + 2µz + z2))
+8a21
(
2c1(µ+ z) + a1(µ
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